Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 6985b352 authored by Tom O'Rourke's avatar Tom O'Rourke Committed by Daniel Vetter
Browse files

drm/i915: Update ring freq for full gpu freq range 



In __gen6_update_ring_freq, use the full range of
possible gpu frequencies from max_freq to min_freq.
The actual gpu frequency could be outside the range
from max_freq_softlimit to min_freq_softlimit due
to power/thermal constraints.

Signed-off-by: default avatarTom O'Rourke <Tom.O'Rourke@intel.com>
Reviewed-by: default avatarChris Wilson <chris@chris-wilson.co.uk>
Signed-off-by: default avatarDaniel Vetter <daniel.vetter@ffwll.ch>
parent c7f3153a

drivers/gpu/drm/i915/intel_pm.c

+2 −2
Original line number Diff line number Diff line
@@ -4915,9 +4915,9 @@ static void __gen6_update_ring_freq(struct drm_device *dev) 
	 * to use for memory access.  We do this by specifying the IA frequency

	 * the PCU should use as a reference to determine the ring frequency.

	 */

	for (gpu_freq = dev_priv->rps.max_freq_softlimit; gpu_freq >= dev_priv->rps.min_freq_softlimit;

	for (gpu_freq = dev_priv->rps.max_freq; gpu_freq >= dev_priv->rps.min_freq;

	     gpu_freq--) {

		int diff = dev_priv->rps.max_freq_softlimit - gpu_freq;

		int diff = dev_priv->rps.max_freq - gpu_freq;

		unsigned int ia_freq = 0, ring_freq = 0;



		if (INTEL_INFO(dev)->gen >= 8) {