Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 68d4cb80 authored by Vladimir Zapolskiy's avatar Vladimir Zapolskiy Committed by Wim Van Sebroeck
Browse files

watchdog: imx2_wdt: use preferred BIT macro instead of open coded values 



This is a nonfunctional change, declare register bit values with BIT()
helper macro.

The issues are reported by checkpatch:

  CHECK: Prefer using the BIT macro
  #40: FILE: drivers/watchdog/imx2_wdt.c:40:
  +#define IMX2_WDT_WCR_WDA	(1 << 5)	/* -> External Reset WDOG_B */

etc.

Signed-off-by: default avatarVladimir Zapolskiy <vladimir_zapolskiy@mentor.com>
Signed-off-by: default avatarGuenter Roeck <linux@roeck-us.net>
Signed-off-by: default avatarWim Van Sebroeck <wim@iguana.be>
parent 7dd2ce7c

drivers/watchdog/imx2_wdt.c

+6 −6
Original line number Diff line number Diff line
@@ -37,18 +37,18 @@ 


#define IMX2_WDT_WCR		0x00		/* Control Register */

#define IMX2_WDT_WCR_WT		(0xFF << 8)	/* -> Watchdog Timeout Field */

#define IMX2_WDT_WCR_WDA	(1 << 5)	/* -> External Reset WDOG_B */

#define IMX2_WDT_WCR_SRS	(1 << 4)	/* -> Software Reset Signal */

#define IMX2_WDT_WCR_WRE	(1 << 3)	/* -> WDOG Reset Enable */

#define IMX2_WDT_WCR_WDE	(1 << 2)	/* -> Watchdog Enable */

#define IMX2_WDT_WCR_WDZST	(1 << 0)	/* -> Watchdog timer Suspend */

#define IMX2_WDT_WCR_WDA	BIT(5)		/* -> External Reset WDOG_B */

#define IMX2_WDT_WCR_SRS	BIT(4)		/* -> Software Reset Signal */

#define IMX2_WDT_WCR_WRE	BIT(3)		/* -> WDOG Reset Enable */

#define IMX2_WDT_WCR_WDE	BIT(2)		/* -> Watchdog Enable */

#define IMX2_WDT_WCR_WDZST	BIT(0)		/* -> Watchdog timer Suspend */



#define IMX2_WDT_WSR		0x02		/* Service Register */

#define IMX2_WDT_SEQ1		0x5555		/* -> service sequence 1 */

#define IMX2_WDT_SEQ2		0xAAAA		/* -> service sequence 2 */



#define IMX2_WDT_WRSR		0x04		/* Reset Status Register */

#define IMX2_WDT_WRSR_TOUT	(1 << 1)	/* -> Reset due to Timeout */

#define IMX2_WDT_WRSR_TOUT	BIT(1)		/* -> Reset due to Timeout */



#define IMX2_WDT_WMCR		0x08		/* Misc Register */