Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 6834d7ce authored by Takashi Iwai's avatar Takashi Iwai
Browse files

ALSA: ice1724 - Re-fix IRQ mask initialization



The previous IRQ mask initialization was wrong.  It must set the bits
to be masked.

Signed-off-by: default avatarTakashi Iwai <tiwai@suse.de>
parent 4074ea21
Loading
Loading
Loading
Loading
+4 −4
Original line number Diff line number Diff line
@@ -395,8 +395,8 @@ static irqreturn_t snd_vt1724_interrupt(int irq, void *dev_id)
			       "status = 0x%x\n", status);
			if (status & VT1724_IRQ_MPU_TX) {
				printk(KERN_ERR "ice1724: Disabling MPU_TX\n");
				outb(inb(ICEREG1724(ice, IRQMASK)) &
				     ~VT1724_IRQ_MPU_TX,
				outb(inb(ICEREG1724(ice, IRQMASK)) |
				     VT1724_IRQ_MPU_TX,
				     ICEREG1724(ice, IRQMASK));
			}
			break;
@@ -2413,8 +2413,8 @@ static int __devinit snd_vt1724_create(struct snd_card *card,
		return -EIO;
	}

	/* clear interrupts -- otherwise you'll get irq problems later */
	outb(0, ICEREG1724(ice, IRQMASK));
	/* MPU_RX and TX irq masks are cleared later dynamically */
	outb(VT1724_IRQ_MPU_RX | VT1724_IRQ_MPU_TX , ICEREG1724(ice, IRQMASK));

	/* don't handle FIFO overrun/underruns (just yet),
	 * since they cause machine lockups