+8
−0
+1
−0
drivers/memory/da8xx-ddrctl.c
0 → 100644
+175
−0
Loading
Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more
Create a new driver for the da8xx DDR2/mDDR controller and implement support for writing to the Peripheral Bus Burst Priority Register. Reviewed-by:Kevin Hilman <khilman@baylibre.com> Acked-by:
Rob Herring <robh@kernel.org> Signed-off-by:
Bartosz Golaszewski <bgolaszewski@baylibre.com> [nsekhar@ti.com: subject line adjustment] Signed-off-by:
Sekhar Nori <nsekhar@ti.com>