Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 5e809e50 authored by Masanari Iida's avatar Masanari Iida Committed by Greg Kroah-Hartman
Browse files

staging: rtl8188eu: Fix typo in rtl8188eu/hal 



Correct spelling typo in rtl8188eu/hal

Signed-off-by: default avatarMasanari Iida <standby24x7@gmail.com>
Signed-off-by: default avatarGreg Kroah-Hartman <gregkh@linuxfoundation.org>
parent d78b1406

drivers/staging/rtl8188eu/hal/HalPwrSeqCmd.c

+1 −1
Original line number Diff line number Diff line
@@ -85,7 +85,7 @@ u8 HalPwrSeqCmdParsing(struct adapter *padapter, u8 cut_vers, u8 fab_vers, 
				value &= ~(GET_PWR_CFG_MASK(pwrcfgcmd));

				value |= (GET_PWR_CFG_VALUE(pwrcfgcmd) & GET_PWR_CFG_MASK(pwrcfgcmd));



				/*  Write the value back to sytem register */

				/*  Write the value back to system register */

				rtw_write8(padapter, offset, value);

				break;

			case PWR_CMD_POLLING:

drivers/staging/rtl8188eu/hal/rtl8188e_cmd.c

+4 −4
Original line number Diff line number Diff line
@@ -484,7 +484,7 @@ static void ConstructProbeRsp(struct adapter *adapt, u8 *pframe, u32 *pLength, u 
	*pLength = pktlen;

}



/*  To check if reserved page content is destroyed by beacon beacuse beacon is too large. */

/*  To check if reserved page content is destroyed by beacon because beacon is too large. */

/*  2010.06.23. Added by tynli. */

void CheckFwRsvdPageContent(struct adapter *Adapter)

{
@@ -496,9 +496,9 @@ void CheckFwRsvdPageContent(struct adapter *Adapter) 
/*			(1)Beacon, (2)Ps-poll, (3)Null data, (4)ProbeRsp. */

/*	Input: */

/*	    bDLFinished - false: At the first time we will send all the packets as a large packet to Hw, */

/*						so we need to set the packet length to total lengh. */

/*						so we need to set the packet length to total length. */

/*			      true: At the second time, we should send the first packet (default:beacon) */

/*						to Hw again and set the lengh in descriptor to the real beacon lengh. */

/*						to Hw again and set the length in descriptor to the real beacon length. */

/*  2009.10.15 by tynli. */

static void SetFwRsvdPagePkt(struct adapter *adapt, bool bDLFinished)

{
@@ -671,7 +671,7 @@ _func_enter_; 
			DBG_88E("%s: 1 Download RSVD success! DLBcnCount:%u, poll:%u\n", __func__, DLBcnCount, poll);

		/*  */

		/*  We just can send the reserved page twice during the time that Tx thread is stopped (e.g. pnpsetpower) */

		/*  becuase we need to free the Tx BCN Desc which is used by the first reserved page packet. */

		/*  because we need to free the Tx BCN Desc which is used by the first reserved page packet. */

		/*  At run time, we cannot get the Tx Desc until it is released in TxHandleInterrupt() so we will return */

		/*  the beacon TCB in the following code. 2011.11.23. by tynli. */

		/*  */

drivers/staging/rtl8188eu/hal/rtl8188e_hal_init.c

+2 −2
Original line number Diff line number Diff line
@@ -1651,7 +1651,7 @@ hal_EfusePgCheckAvailableAddr( 
{

	u16	efuse_max_available_len = 0;



	/* Change to check TYPE_EFUSE_MAP_LEN , beacuse 8188E raw 256, logic map over 256. */

	/* Change to check TYPE_EFUSE_MAP_LEN , because 8188E raw 256, logic map over 256. */

	EFUSE_GetEfuseDefinition(pAdapter, EFUSE_WIFI, TYPE_EFUSE_MAP_LEN, (void *)&efuse_max_available_len, false);



	if (Efuse_GetCurrentSize(pAdapter, efuseType, bPseudoTest) >= efuse_max_available_len)
@@ -2098,7 +2098,7 @@ static u8 Hal_GetChnlGroup88E(u8 chnl, u8 *pGroup) 
	if (chnl <= 14) {

		bIn24G = true;



		if (chnl < 3)			/*  Chanel 1-2 */

		if (chnl < 3)			/*  Channel 1-2 */

			*pGroup = 0;

		else if (chnl < 6)		/*  Channel 3-5 */

			*pGroup = 1;

drivers/staging/rtl8188eu/hal/rtl8188e_phycfg.c

+4 −4
Original line number Diff line number Diff line
@@ -559,7 +559,7 @@ static int phy_BB8188E_Config_ParaFile(struct adapter *Adapter) 


	/*  */

	/*  1. Read PHY_REG.TXT BB INIT!! */

	/*  We will seperate as 88C / 92C according to chip version */

	/*  We will separate as 88C / 92C according to chip version */

	/*  */

	if (HAL_STATUS_FAILURE == ODM_ConfigBBWithHeaderFile(&pHalData->odmpriv, CONFIG_BB_PHY_REG))

		rtStatus = _FAIL;
@@ -685,7 +685,7 @@ static u8 phy_DbmToTxPwrIdx(struct adapter *Adapter, enum wireless_mode Wireless 


	/*  */

	/*  Tested by MP, we found that CCK Index 0 equals to 8dbm, OFDM legacy equals to */

	/*  3dbm, and OFDM HT equals to 0dbm repectively. */

	/*  3dbm, and OFDM HT equals to 0dbm respectively. */

	/*  Note: */

	/*	The mapping may be different by different NICs. Do not use this formula for what needs accurate result. */

	/*  By Bruce, 2008-01-29. */
@@ -1006,12 +1006,12 @@ _PHY_SetBWMode92C( 
	switch (pHalData->CurrentChannelBW) {

	case HT_CHANNEL_WIDTH_20:

		regBwOpMode |= BW_OPMODE_20MHZ;

		/*  2007/02/07 Mark by Emily becasue we have not verify whether this register works */

		/*  2007/02/07 Mark by Emily because we have not verify whether this register works */

		rtw_write8(Adapter, REG_BWOPMODE, regBwOpMode);

		break;

	case HT_CHANNEL_WIDTH_40:

		regBwOpMode &= ~BW_OPMODE_20MHZ;

		/*  2007/02/07 Mark by Emily becasue we have not verify whether this register works */

		/*  2007/02/07 Mark by Emily because we have not verify whether this register works */

		rtw_write8(Adapter, REG_BWOPMODE, regBwOpMode);

		regRRSR_RSC = (regRRSR_RSC&0x90) | (pHalData->nCur40MhzPrimeSC<<5);

		rtw_write8(Adapter, REG_RRSR+2, regRRSR_RSC);

drivers/staging/rtl8188eu/hal/rtl8188e_rf6052.c

+5 −5
Original line number Diff line number Diff line
@@ -181,7 +181,7 @@ i * Currently, we cannot fully disable driver dynamic 
		 * tx power mechanism because it is referenced by BT

		 * coexist mechanism.

		 * In the future, two mechanism shall be separated from

		 * each other and maintained independantly. */

		 * each other and maintained independently. */

		if (pdmpriv->DynamicTxHighPowerLvl == TxHighPwrLevel_Level1) {

			TxAGC[RF_PATH_A] = 0x10101010;

			TxAGC[RF_PATH_B] = 0x10101010;
@@ -216,11 +216,11 @@ i * Currently, we cannot fully disable driver dynamic 
	ODM_TxPwrTrackAdjust88E(&pHalData->odmpriv, 1, &direction, &pwrtrac_value);



	if (direction == 1) {

		/*  Increase TX pwoer */

		/*  Increase TX power */

		TxAGC[0] += pwrtrac_value;

		TxAGC[1] += pwrtrac_value;

	} else if (direction == 2) {

		/*  Decrease TX pwoer */

		/*  Decrease TX power */

		TxAGC[0] -=  pwrtrac_value;

		TxAGC[1] -=  pwrtrac_value;

	}
@@ -292,7 +292,7 @@ static void get_rx_power_val_by_reg(struct adapter *Adapter, u8 Channel, 
			if (pHalData->pwrGroupCnt == 1)

				chnlGroup = 0;

			if (pHalData->pwrGroupCnt >= pHalData->PGMaxGroup) {

				if (Channel < 3)			/*  Chanel 1-2 */

				if (Channel < 3)			/*  Channel 1-2 */

					chnlGroup = 0;

				else if (Channel < 6)		/*  Channel 3-5 */

					chnlGroup = 1;
@@ -349,7 +349,7 @@ static void get_rx_power_val_by_reg(struct adapter *Adapter, u8 Channel, 
		}

/*  20100427 Joseph: Driver dynamic Tx power shall not affect Tx power. It shall be determined by power training mechanism. */

/*  Currently, we cannot fully disable driver dynamic tx power mechanism because it is referenced by BT coexist mechanism. */

/*  In the future, two mechanism shall be separated from each other and maintained independantly. Thanks for Lanhsin's reminder. */

/*  In the future, two mechanism shall be separated from each other and maintained independently. Thanks for Lanhsin's reminder. */

		/* 92d do not need this */

		if (pdmpriv->DynamicTxHighPowerLvl == TxHighPwrLevel_Level1)

			writeVal = 0x14141414;