Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 5db106bc authored by Frank Li's avatar Frank Li Committed by Shawn Guo
Browse files

ARM: dts: add imx7d-sdb support 



add imx7d sdb board support

Signed-off-by: default avatarFrank Li <Frank.Li@freescale.com>
Signed-off-by: default avatarShawn Guo <shawn.guo@linaro.org>
parent 94967345

arch/arm/boot/dts/Makefile

+2 −0
Original line number Diff line number Diff line
@@ -317,6 +317,8 @@ dtb-$(CONFIG_SOC_IMX6SX) += \ 
	imx6sx-sabreauto.dtb \

	imx6sx-sdb-reva.dtb \

	imx6sx-sdb.dtb

dtb-$(CONFIG_SOC_IMX7D) += \

	imx7d-sdb.dtb

dtb-$(CONFIG_SOC_LS1021A) += \

	ls1021a-qds.dtb \

	ls1021a-twr.dtb

arch/arm/boot/dts/imx7d-sdb.dts

0 → 100644
+408 −0
Original line number Diff line number Diff line 
/*

 * Copyright (C) 2015 Freescale Semiconductor, Inc.

 *

 * This file is dual-licensed: you can use it either under the terms

 * of the GPL or the X11 license, at your option. Note that this dual

 * licensing only applies to this file, and not this project as a

 * whole.

 *

 *  a) This file is free software; you can redistribute it and/or

 *     modify it under the terms of the GNU General Public License as

 *     published by the Free Software Foundation; either version 2 of the

 *     License, or (at your option) any later version.

 *

 *     This file is distributed in the hope that it will be useful,

 *     but WITHOUT ANY WARRANTY; without even the implied warranty of

 *     MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the

 *     GNU General Public License for more details.

 *

 * Or, alternatively,

 *

 *  b) Permission is hereby granted, free of charge, to any person

 *     obtaining a copy of this software and associated documentation

 *     files (the "Software"), to deal in the Software without

 *     restriction, including without limitation the rights to use,

 *     copy, modify, merge, publish, distribute, sublicense, and/or

 *     sell copies of the Software, and to permit persons to whom the

 *     Software is furnished to do so, subject to the following

 *     conditions:

 *

 *     The above copyright notice and this permission notice shall be

 *     included in all copies or substantial portions of the Software.

 *

 *     THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,

 *     EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES

 *     OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND

 *     NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT

 *     HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY,

 *     WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING

 *     FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR

 *     OTHER DEALINGS IN THE SOFTWARE.

 */



/dts-v1/;



#include <dt-bindings/input/input.h>

#include "imx7d.dtsi"



/ {

	model = "Freescale i.MX7 SabreSD Board";

	compatible = "fsl,imx7d-sdb", "fsl,imx7d";



	memory {

		reg = <0x80000000 0x80000000>;

	};



	regulators {

		compatible = "simple-bus";

		#address-cells = <1>;

		#size-cells = <0>;



		reg_usb_otg1_vbus: regulator@0 {

			compatible = "regulator-fixed";

			reg = <0>;

			regulator-name = "usb_otg1_vbus";

			regulator-min-microvolt = <5000000>;

			regulator-max-microvolt = <5000000>;

			gpio = <&gpio1 5 GPIO_ACTIVE_HIGH>;

			enable-active-high;

		};



		reg_usb_otg2_vbus: regulator@1 {

			compatible = "regulator-fixed";

			reg = <1>;

			regulator-name = "usb_otg2_vbus";

			regulator-min-microvolt = <5000000>;

			regulator-max-microvolt = <5000000>;

			gpio = <&gpio4 7 GPIO_ACTIVE_HIGH>;

			enable-active-high;

		};



		reg_can2_3v3: regulator@2 {

			compatible = "regulator-fixed";

			reg = <2>;

			regulator-name = "can2-3v3";

			regulator-min-microvolt = <3300000>;

			regulator-max-microvolt = <3300000>;

			gpio = <&gpio1 7 GPIO_ACTIVE_LOW>;

		};



		reg_vref_1v8: regulator@3 {

			compatible = "regulator-fixed";

			reg = <3>;

			regulator-name = "vref-1v8";

			regulator-min-microvolt = <1800000>;

			regulator-max-microvolt = <1800000>;

		};

	};

};



&cpu0 {

	arm-supply = <&sw1a_reg>;

};



&i2c1 {

	pinctrl-names = "default";

	pinctrl-0 = <&pinctrl_i2c1>;

	status = "okay";



	pmic: pfuze3000@08 {

		compatible = "fsl,pfuze3000";

		reg = <0x08>;



		regulators {

			sw1a_reg: sw1a {

				regulator-min-microvolt = <700000>;

				regulator-max-microvolt = <1475000>;

				regulator-boot-on;

				regulator-always-on;

				regulator-ramp-delay = <6250>;

			};



			/* use sw1c_reg to align with pfuze100/pfuze200 */

			sw1c_reg: sw1b {

				regulator-min-microvolt = <700000>;

				regulator-max-microvolt = <1475000>;

				regulator-boot-on;

				regulator-always-on;

				regulator-ramp-delay = <6250>;

			};



			sw2_reg: sw2 {

				regulator-min-microvolt = <1500000>;

				regulator-max-microvolt = <1850000>;

				regulator-boot-on;

				regulator-always-on;

			};



			sw3a_reg: sw3 {

				regulator-min-microvolt = <900000>;

				regulator-max-microvolt = <1650000>;

				regulator-boot-on;

				regulator-always-on;

			};



			swbst_reg: swbst {

				regulator-min-microvolt = <5000000>;

				regulator-max-microvolt = <5150000>;

			};



			snvs_reg: vsnvs {

				regulator-min-microvolt = <1000000>;

				regulator-max-microvolt = <3000000>;

				regulator-boot-on;

				regulator-always-on;

			};



			vref_reg: vrefddr {

				regulator-boot-on;

				regulator-always-on;

			};



			vgen1_reg: vldo1 {

				regulator-min-microvolt = <1800000>;

				regulator-max-microvolt = <3300000>;

				regulator-always-on;

			};



			vgen2_reg: vldo2 {

				regulator-min-microvolt = <800000>;

				regulator-max-microvolt = <1550000>;

			};



			vgen3_reg: vccsd {

				regulator-min-microvolt = <2850000>;

				regulator-max-microvolt = <3300000>;

				regulator-always-on;

			};



			vgen4_reg: v33 {

				regulator-min-microvolt = <2850000>;

				regulator-max-microvolt = <3300000>;

				regulator-always-on;

			};



			vgen5_reg: vldo3 {

				regulator-min-microvolt = <1800000>;

				regulator-max-microvolt = <3300000>;

				regulator-always-on;

			};



			vgen6_reg: vldo4 {

				regulator-min-microvolt = <1800000>;

				regulator-max-microvolt = <3300000>;

				regulator-always-on;

			};

		};

	};

};



&i2c2 {

	pinctrl-names = "default";

	pinctrl-0 = <&pinctrl_i2c2>;

	status = "okay";

};



&i2c3 {

	pinctrl-names = "default";

	pinctrl-0 = <&pinctrl_i2c3>;

	status = "okay";

};



&i2c4 {

	pinctrl-names = "default";

	pinctrl-0 = <&pinctrl_i2c4>;

	status = "okay";



	codec: wm8960@1a {

		compatible = "wlf,wm8960";

		reg = <0x1a>;

		clocks = <&clks IMX7D_AUDIO_MCLK_ROOT_CLK>;

		clock-names = "mclk";

		wlf,shared-lrclk;

	};

};



&uart1 {

	pinctrl-names = "default";

	pinctrl-0 = <&pinctrl_uart1>;

	assigned-clocks = <&clks IMX7D_UART1_ROOT_SRC>;

	assigned-clock-parents = <&clks IMX7D_PLL_SYS_MAIN_240M_CLK>;

	status = "okay";

};



&usdhc1 {

	pinctrl-names = "default";

	pinctrl-0 = <&pinctrl_usdhc1>;

	cd-gpios = <&gpio5 0 0>;

	wp-gpios = <&gpio5 1 0>;

	enable-sdio-wakeup;

	keep-power-in-suspend;

	status = "okay";

};



&iomuxc {

	pinctrl-names = "default";

	pinctrl-0 = <&pinctrl_hog>;



	imx7d-sdb {

		pinctrl_hog: hoggrp {

			fsl,pins = <

				MX7D_PAD_UART3_CTS_B__GPIO4_IO7		0x14

				MX7D_PAD_ECSPI2_SS0__GPIO4_IO23		0x34  /* bt reg on */

			>;

		};



		pinctrl_i2c1: i2c1grp {

			fsl,pins = <

				MX7D_PAD_I2C1_SDA__I2C1_SDA		0x4000007f

				MX7D_PAD_I2C1_SCL__I2C1_SCL		0x4000007f

			>;

		};



		pinctrl_i2c2: i2c2grp {

			fsl,pins = <

				MX7D_PAD_I2C2_SDA__I2C2_SDA		0x4000007f

				MX7D_PAD_I2C2_SCL__I2C2_SCL		0x4000007f

			>;

		};



		pinctrl_i2c3: i2c3grp {

			fsl,pins = <

				MX7D_PAD_I2C3_SDA__I2C3_SDA		0x4000007f

				MX7D_PAD_I2C3_SCL__I2C3_SCL		0x4000007f

			>;

		};



		pinctrl_i2c4: i2c4grp {

			fsl,pins = <

				MX7D_PAD_SAI1_RX_BCLK__I2C4_SDA		0x4000007f

				MX7D_PAD_SAI1_RX_SYNC__I2C4_SCL		0x4000007f

			>;

		};





		pinctrl_uart1: uart1grp {

			fsl,pins = <

				MX7D_PAD_UART1_TX_DATA__UART1_DCE_TX	0x79

				MX7D_PAD_UART1_RX_DATA__UART1_DCE_RX	0x79

			>;

		};



		pinctrl_uart5: uart5grp {

			fsl,pins = <

				MX7D_PAD_SAI1_TX_BCLK__UART5_DCE_TX	0x79

				MX7D_PAD_SAI1_RX_DATA__UART5_DCE_RX	0x79

				MX7D_PAD_SAI1_TX_SYNC__UART5_DCE_CTS	0x79

				MX7D_PAD_SAI1_TX_DATA__UART5_DCE_RTS	0x79

			>;

		};



		pinctrl_uart6: uart6grp {

			fsl,pins = <

				MX7D_PAD_ECSPI1_MOSI__UART6_DCE_TX	0x79

				MX7D_PAD_ECSPI1_SCLK__UART6_DCE_RX	0x79

				MX7D_PAD_ECSPI1_SS0__UART6_DCE_CTS	0x79

				MX7D_PAD_ECSPI1_MISO__UART6_DCE_RTS	0x79

			>;

		};



		pinctrl_usdhc1: usdhc1grp {

			fsl,pins = <

				MX7D_PAD_SD1_CMD__SD1_CMD		0x59

				MX7D_PAD_SD1_CLK__SD1_CLK		0x19

				MX7D_PAD_SD1_DATA0__SD1_DATA0		0x59

				MX7D_PAD_SD1_DATA1__SD1_DATA1		0x59

				MX7D_PAD_SD1_DATA2__SD1_DATA2		0x59

				MX7D_PAD_SD1_DATA3__SD1_DATA3		0x59

				MX7D_PAD_SD1_CD_B__GPIO5_IO0		0x59 /* CD */

				MX7D_PAD_SD1_WP__GPIO5_IO1		0x59 /* WP */

				MX7D_PAD_SD1_RESET_B__GPIO5_IO2		0x59 /* vmmc */

			>;

		};



		pinctrl_usdhc2: usdhc2grp {

			fsl,pins = <

				MX7D_PAD_SD2_CMD__SD2_CMD		0x59

				MX7D_PAD_SD2_CLK__SD2_CLK		0x19

				MX7D_PAD_SD2_DATA0__SD2_DATA0		0x59

				MX7D_PAD_SD2_DATA1__SD2_DATA1		0x59

				MX7D_PAD_SD2_DATA2__SD2_DATA2		0x59

				MX7D_PAD_SD2_DATA3__SD2_DATA3		0x59

				MX7D_PAD_ECSPI2_MOSI__GPIO4_IO21	0x59 /* WL_REG_ON */

			>;

		};



		pinctrl_usdhc2_100mhz: usdhc2grp_100mhz {

			fsl,pins = <

				MX7D_PAD_SD2_CMD__SD2_CMD		0x5a

				MX7D_PAD_SD2_CLK__SD2_CLK		0x1a

				MX7D_PAD_SD2_DATA0__SD2_DATA0		0x5a

				MX7D_PAD_SD2_DATA1__SD2_DATA1		0x5a

				MX7D_PAD_SD2_DATA2__SD2_DATA2		0x5a

				MX7D_PAD_SD2_DATA3__SD2_DATA3		0x5a

			>;

		};



		pinctrl_usdhc2_200mhz: usdhc2grp_200mhz {

			fsl,pins = <

				MX7D_PAD_SD2_CMD__SD2_CMD		0x5b

				MX7D_PAD_SD2_CLK__SD2_CLK		0x1b

				MX7D_PAD_SD2_DATA0__SD2_DATA0		0x5b

				MX7D_PAD_SD2_DATA1__SD2_DATA1		0x5b

				MX7D_PAD_SD2_DATA2__SD2_DATA2		0x5b

				MX7D_PAD_SD2_DATA3__SD2_DATA3		0x5b

			>;

		};





		pinctrl_usdhc3: usdhc3grp {

			fsl,pins = <

				MX7D_PAD_SD3_CMD__SD3_CMD		0x59

				MX7D_PAD_SD3_CLK__SD3_CLK		0x19

				MX7D_PAD_SD3_DATA0__SD3_DATA0		0x59

				MX7D_PAD_SD3_DATA1__SD3_DATA1		0x59

				MX7D_PAD_SD3_DATA2__SD3_DATA2		0x59

				MX7D_PAD_SD3_DATA3__SD3_DATA3		0x59

				MX7D_PAD_SD3_DATA4__SD3_DATA4		0x59

				MX7D_PAD_SD3_DATA5__SD3_DATA5		0x59

				MX7D_PAD_SD3_DATA6__SD3_DATA6		0x59

				MX7D_PAD_SD3_DATA7__SD3_DATA7		0x59

				MX7D_PAD_SD3_STROBE__SD3_STROBE		0x19

			>;

		};



		pinctrl_usdhc3_100mhz: usdhc3grp_100mhz {

			fsl,pins = <

				MX7D_PAD_SD3_CMD__SD3_CMD		0x5a

				MX7D_PAD_SD3_CLK__SD3_CLK		0x1a

				MX7D_PAD_SD3_DATA0__SD3_DATA0		0x5a

				MX7D_PAD_SD3_DATA1__SD3_DATA1		0x5a

				MX7D_PAD_SD3_DATA2__SD3_DATA2		0x5a

				MX7D_PAD_SD3_DATA3__SD3_DATA3		0x5a

				MX7D_PAD_SD3_DATA4__SD3_DATA4		0x5a

				MX7D_PAD_SD3_DATA5__SD3_DATA5		0x5a

				MX7D_PAD_SD3_DATA6__SD3_DATA6		0x5a

				MX7D_PAD_SD3_DATA7__SD3_DATA7		0x5a

				MX7D_PAD_SD3_STROBE__SD3_STROBE		0x1a

			>;

		};



		pinctrl_usdhc3_200mhz: usdhc3grp_200mhz {

			fsl,pins = <

				MX7D_PAD_SD3_CMD__SD3_CMD		0x5b

				MX7D_PAD_SD3_CLK__SD3_CLK		0x1b

				MX7D_PAD_SD3_DATA0__SD3_DATA0		0x5b

				MX7D_PAD_SD3_DATA1__SD3_DATA1		0x5b

				MX7D_PAD_SD3_DATA2__SD3_DATA2		0x5b

				MX7D_PAD_SD3_DATA3__SD3_DATA3		0x5b

				MX7D_PAD_SD3_DATA4__SD3_DATA4		0x5b

				MX7D_PAD_SD3_DATA5__SD3_DATA5		0x5b

				MX7D_PAD_SD3_DATA6__SD3_DATA6		0x5b

				MX7D_PAD_SD3_DATA7__SD3_DATA7		0x5b

				MX7D_PAD_SD3_STROBE__SD3_STROBE		0x1b

			>;

		};



	};

};