Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 5897c99e authored by Hawking Zhang's avatar Hawking Zhang Committed by Alex Deucher
Browse files

drm/amdgpu/gfx9: allow updating sck slowdown and cp pg state 



More stuff for gfx pg.

Signed-off-by: default avatarHawking Zhang <Hawking.Zhang@amd.com>
Reviewed-by: default avatarAlex Deucher <alexander.deucher@amd.com>
Signed-off-by: default avatarAlex Deucher <alexander.deucher@amd.com>
parent 3a6cc477

drivers/gpu/drm/amd/amdgpu/gfx_v9_0.c

+21 −0
Original line number Diff line number Diff line
@@ -3399,6 +3399,27 @@ static const struct amdgpu_rlc_funcs gfx_v9_0_rlc_funcs = { 
static int gfx_v9_0_set_powergating_state(void *handle,

					  enum amd_powergating_state state)

{

	struct amdgpu_device *adev = (struct amdgpu_device *)handle;



	switch (adev->asic_type) {

	case CHIP_RAVEN:

		if (adev->pg_flags & AMD_PG_SUPPORT_RLC_SMU_HS) {

			gfx_v9_0_enable_sck_slow_down_on_power_up(adev, true);

			gfx_v9_0_enable_sck_slow_down_on_power_down(adev, true);

		} else {

			gfx_v9_0_enable_sck_slow_down_on_power_up(adev, false);

			gfx_v9_0_enable_sck_slow_down_on_power_down(adev, false);

		}



		if (adev->pg_flags & AMD_PG_SUPPORT_CP)

			gfx_v9_0_enable_cp_power_gating(adev, true);

		else

			gfx_v9_0_enable_cp_power_gating(adev, false);

		break;

	default:

		break;

	}



	return 0;

}