Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 58870821 authored by Can Guo's avatar Can Guo Committed by Gerrit - the friendly Code Review server
Browse files

ARM: dts: msm: add fpc1028 dtsi config for QRD6150 



Add pinctrl, gpio, irq, rst settings for fpc fingerprint
sensor for sm6150 QRD device.

Change-Id: I5104336caeec91396b824520884460009f4829a7
Signed-off-by: default avatarCan Guo <cang@codeaurora.org>
parent eecadf85

arch/arm64/boot/dts/qcom/sm6150-pinctrl.dtsi

+41 −0
Original line number Diff line number Diff line
@@ -188,6 +188,47 @@ 
			};

		};



		fpc_reset_int {

			fpc_reset_low: reset_low {

				mux {

					pins = "gpio101";

					function = "fpc_reset_gpio_low";

				};

				config {

					pins = "gpio101";

					drive-strength = <2>;

					bias-disable;

					output-low;

					};

			};



			fpc_reset_high: reset_high {

				mux {

					pins = "gpio101";

					function = "fpc_reset_gpio_high";

				};



				config {

					pins = "gpio101";

					drive-strength = <2>;

					bias-disable;

					output-high;

				};

			};



			fpc_int_low: int_low {

				mux {

					pins = "gpio93";

				};

				config {

					pins = "gpio93";

					drive-strength = <2>;

					bias-pull-down;

					input-enable;

				};

			};

		};



		/* SE 3 pin mappings */

		qupv3_se3_i2c_pins: qupv3_se3_i2c_pins {

			qupv3_se3_i2c_active: qupv3_se3_i2c_active {

arch/arm64/boot/dts/qcom/sm6150-qrd.dtsi

+21 −0
Original line number Diff line number Diff line
@@ -219,3 +219,24 @@ 


	status = "ok";

};



&soc {

	fpc1020 {

		compatible = "fpc,fpc1020";

		interrupt-parent = <&tlmm>;

		interrupts = <93 0>;

		fpc,gpio_rst = <&tlmm 101 0x0>;

		fpc,gpio_irq = <&tlmm 93 0>;

		vcc_spi-supply = <&pm6150_l10>;

		vdd_io-supply  = <&pm6150_l10>;

		vdd_ana-supply = <&pm6150_l10>;

		fpc,enable-on-boot;

		pinctrl-names = "fpc1020_reset_reset",

				"fpc1020_reset_active",

				"fpc1020_irq_active";

		pinctrl-0 = <&fpc_reset_low>;

		pinctrl-1 = <&fpc_reset_high>;

		pinctrl-2 = <&fpc_int_low>;

	};



};