Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 51c3d6e0 authored by Taniya Das's avatar Taniya Das
Browse files

clk: qcom: clk-smd-rpm: Support new XO voter clock for CDSP 



Add a new xo voter clock for CDSP PIL for the subsystem to use the clock
voter instance to put across the clock votes.

Change-Id: I622bdfc8b4bb8c18c8201aeac0188284174f87e0
Signed-off-by: default avatarTaniya Das <tdas@codeaurora.org>
parent ac121119

drivers/clk/qcom/clk-smd-rpm.c

+2 −0
Original line number Diff line number Diff line
@@ -650,6 +650,7 @@ static DEFINE_CLK_BRANCH_VOTER(cxo_pil_pronto_clk, cxo); 
static DEFINE_CLK_BRANCH_VOTER(cxo_pil_mss_clk, cxo);

static DEFINE_CLK_BRANCH_VOTER(cxo_wlan_clk, cxo);

static DEFINE_CLK_BRANCH_VOTER(cxo_pil_lpass_clk, cxo);

static DEFINE_CLK_BRANCH_VOTER(cxo_pil_cdsp_clk, cxo);



static struct clk_hw *qcs405_clks[] = {

	[RPM_SMD_XO_CLK_SRC]		= &qcs405_cxo.hw,
@@ -706,6 +707,7 @@ static struct clk_hw *qcs405_clks[] = { 
	[CXO_SMD_PIL_MSS_CLK]		= &cxo_pil_mss_clk.hw,

	[CXO_SMD_WLAN_CLK]		= &cxo_wlan_clk.hw,

	[CXO_SMD_PIL_LPASS_CLK]		= &cxo_pil_lpass_clk.hw,

	[CXO_SMD_PIL_CDSP_CLK]		= &cxo_pil_cdsp_clk.hw,

};



static const struct rpm_smd_clk_desc rpm_clk_qcs405 = {

include/dt-bindings/clock/qcom,rpmcc.h

+1 −0
Original line number Diff line number Diff line
@@ -133,5 +133,6 @@ 
#define CXO_SMD_PIL_MSS_CLK			93

#define CXO_SMD_WLAN_CLK			94

#define CXO_SMD_PIL_LPASS_CLK			95

#define CXO_SMD_PIL_CDSP_CLK			96



#endif