Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 51be24c3 authored by Mike Frysinger's avatar Mike Frysinger Committed by Bryan Wu
Browse files

Blackfin arch: add proper ENDPROC() 



add proper ENDPROC() to close out assembly functions
so size/type is set properly in the final ELF image

Signed-off-by: default avatarMike Frysinger <michael.frysinger@analog.com>
Signed-off-by: default avatarBryan Wu <bryan.wu@analog.com>
parent 52a07812

arch/blackfin/kernel/entry.S

+5 −0
Original line number Original line Diff line number Diff line
@@ -58,10 +58,12 @@ ENTRY(_ret_from_fork) 
	RESTORE_ALL_SYS

	RESTORE_ALL_SYS

	p0 = reti;

	p0 = reti;

	jump (p0);

	jump (p0);

ENDPROC(_ret_from_fork)





ENTRY(_sys_fork)

ENTRY(_sys_fork)

	r0 = -EINVAL;

	r0 = -EINVAL;

	rts;

	rts;

ENDPROC(_sys_fork)





ENTRY(_sys_vfork)

ENTRY(_sys_vfork)

	r0 = sp;

	r0 = sp;
@@ -72,6 +74,7 @@ ENTRY(_sys_vfork) 
	SP += 12;

	SP += 12;

	rets = [sp++];

	rets = [sp++];

	rts;

	rts;

ENDPROC(_sys_vfork)





ENTRY(_sys_clone)

ENTRY(_sys_clone)

	r0 = sp;

	r0 = sp;
@@ -82,6 +85,7 @@ ENTRY(_sys_clone) 
	SP += 12;

	SP += 12;

	rets = [sp++];

	rets = [sp++];

	rts;

	rts;

ENDPROC(_sys_clone)





ENTRY(_sys_rt_sigreturn)

ENTRY(_sys_rt_sigreturn)

	r0 = sp;

	r0 = sp;
@@ -92,3 +96,4 @@ ENTRY(_sys_rt_sigreturn) 
	SP += 12;

	SP += 12;

	rets = [sp++];

	rets = [sp++];

	rts;

	rts;

ENDPROC(_sys_rt_sigreturn)

arch/blackfin/lib/divsi3.S

+3 −0
Original line number Original line Diff line number Diff line
@@ -44,6 +44,7 @@ 
 */

 */





.global   ___divsi3;

.global   ___divsi3;

.type ___divsi3, STT_FUNC;





#ifdef CONFIG_ARITHMETIC_OPS_L1

#ifdef CONFIG_ARITHMETIC_OPS_L1

.section .l1.text

.section .l1.text
@@ -214,3 +215,5 @@ ___divsi3 : 
.Lret_zero:

.Lret_zero:

  R0 = 0;

  R0 = 0;

  RTS;

  RTS;



.size ___divsi3, .-___divsi3

arch/blackfin/lib/ins.S

+3 −1
Original line number Original line Diff line number Diff line
@@ -46,7 +46,7 @@ ENTRY(_insl) 
.Llong_loop_e: 	NOP;

.Llong_loop_e: 	NOP;

	sti R3;

	sti R3;

	RTS;

	RTS;



ENDPROC(_insl)





ENTRY(_insw)

ENTRY(_insw)

	P0 = R0;	/* P0 = port */

	P0 = R0;	/* P0 = port */
@@ -61,6 +61,7 @@ ENTRY(_insw) 
.Lword_loop_e: 	NOP;

.Lword_loop_e: 	NOP;

	sti R3;

	sti R3;

	RTS;

	RTS;

ENDPROC(_insw)





ENTRY(_insb)

ENTRY(_insb)

	P0 = R0;	/* P0 = port */

	P0 = R0;	/* P0 = port */
@@ -75,3 +76,4 @@ ENTRY(_insb) 
.Lbyte_loop_e:  NOP;

.Lbyte_loop_e:  NOP;

	sti R3;

	sti R3;

	RTS;

	RTS;

ENDPROC(_insb)

arch/blackfin/lib/memchr.S

+1 −1
Original line number Original line Diff line number Diff line
@@ -67,4 +67,4 @@ ENTRY(_memchr) 
	R0 += -1;

	R0 += -1;

	RTS;

	RTS;





.size _memchr,.-_memchr
 
ENDPROC(_memchr)

arch/blackfin/lib/memcmp.S

+1 −1
Original line number Original line Diff line number Diff line
@@ -107,4 +107,4 @@ ENTRY(_memcmp) 
	P3 = I1;

	P3 = I1;

	RTS;

	RTS;





.size _memcmp,.-_memcmp
 
ENDPROC(_memcmp)