Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 4adc5ab8 authored Mar 02, 2017 by Alex Deucher

drm/amdgpu: Add the DCE 12.0 register headers



These are the register headers for the Display
and Composition Engine on vega10.

Signed-off-by: Alex Deucher <alexander.deucher@amd.com>

parent 7fee1fd9

drivers/gpu/drm/amd/include/asic_reg/vega10/DC/dce_12_0_default.h

0 → 100644

+9868 −0

File added.

Preview size limit exceeded, changes collapsed.

drivers/gpu/drm/amd/include/asic_reg/vega10/DC/dce_12_0_offset.h

0 → 100644

+18193 −0

File added.

Preview size limit exceeded, changes collapsed.

drivers/gpu/drm/amd/include/asic_reg/vega10/DC/dce_12_0_sh_mask.h

0 → 100644

+64636 −0

File added.

Preview size limit exceeded, changes collapsed.