Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 47392da8 authored by Shefali Jain's avatar Shefali Jain Committed by Gerrit - the friendly Code Review server
Browse files

ARM: dts: msm: Add the MDSS clock node for QCS405 



Add the mdss clock controller node to use the
mdss gcc clock driver. Add the clocks handles for
the same.

Change-Id: Icdbc0be31fb29504272e49e5b2fe8c1208d11230
Signed-off-by: default avatarShefali Jain <shefjain@codeaurora.org>
parent a60934ca

arch/arm64/boot/dts/qcom/qcs405.dtsi

+10 −0
Original line number Diff line number Diff line
@@ -19,6 +19,7 @@ 
#include <dt-bindings/regulator/qcom,rpm-smd-regulator.h>

#include <dt-bindings/interrupt-controller/arm-gic.h>

#include <dt-bindings/gpio/gpio.h>

#include <dt-bindings/clock/mdss-28nm-pll-clk.h>



#define MHZ_TO_MBPS(mhz, w) ((mhz * 1000000 * w) / (1024 * 1024))

#define BW_OPP_ENTRY(mhz, w) opp-mhz {opp-hz = /bits/ 64 <MHZ_TO_MBPS(mhz, w)>;}
@@ -281,6 +282,15 @@ 
		#reset-cells = <1>;

	};



	clock_gcc_mdss: qcom,gcc-mdss@1800000 {

		compatible = "qcom,gcc-mdss-qcs405";

		reg = <0x1800000 0x80000>;

		clocks = <&mdss_dsi0_pll PCLK_SRC_0_CLK>,

			<&mdss_dsi0_pll BYTECLK_SRC_0_CLK>;

		clock-names = "pclk0_src", "byte0_src";

		#clock-cells = <1>;

	};



	clock_debugcc: qcom,cc-debug {

		compatible = "qcom,debugcc-qcs405";

		qcom,gcc = <&clock_gcc>;