Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 3c7314d5 authored by Vicky Wallace's avatar Vicky Wallace
Browse files

clk: qcom: Add clock measurement support for GPUCC for sdm855 



Update debug mux structure for measuring GPUCC clocks.

CRs-Fixed: 2196919
Change-Id: I8d683b7b7e328bdeb1b50ab7a98e011e38914e3c
Signed-off-by: default avatarVicky Wallace <vwallace@codeaurora.org>
parent c9ab2da3

drivers/clk/qcom/debugcc-sdm855.c

+52 −0
Original line number Diff line number Diff line
@@ -266,6 +266,22 @@ static const char *const debug_mux_parent_names[] = { 
	"gcc_video_axi1_clk",

	"gcc_video_axic_clk",

	"gcc_video_xo_clk",

	"gpu_cc_acd_ahb_clk",

	"gpu_cc_acd_cxo_clk",

	"gpu_cc_ahb_clk",

	"gpu_cc_crc_ahb_clk",

	"gpu_cc_cx_apb_clk",

	"gpu_cc_cx_gmu_clk",

	"gpu_cc_cx_qdss_at_clk",

	"gpu_cc_cx_qdss_trig_clk",

	"gpu_cc_cx_qdss_tsctr_clk",

	"gpu_cc_cx_snoc_dvm_clk",

	"gpu_cc_cxo_aon_clk",

	"gpu_cc_cxo_clk",

	"gpu_cc_gx_gmu_clk",

	"gpu_cc_gx_qdss_tsctr_clk",

	"gpu_cc_gx_vsense_clk",

	"gpu_cc_sleep_clk",

	"npu_cc_armwic_core_clk",

	"npu_cc_bto_core_clk",

	"npu_cc_bwmon_clk",
@@ -766,6 +782,38 @@ static struct clk_debug_mux gcc_debug_mux = { 
			0x4C, 0x3FF, 0, 0xF, 0, 1, 0x62000, 0x62004, 0x62008 },

		{ "gcc_video_xo_clk", 0x51, 1, GCC,

			0x51, 0x3FF, 0, 0xF, 0, 1, 0x62000, 0x62004, 0x62008 },

		{ "gpu_cc_acd_ahb_clk", 0x162, 1, GPU_CC,

			0x20, 0xFF, 0, 0x3, 0, 2, 0x1568, 0x10FC, 0x1100 },

		{ "gpu_cc_acd_cxo_clk", 0x162, 1, GPU_CC,

			0x1F, 0xFF, 0, 0x3, 0, 2, 0x1568, 0x10FC, 0x1100 },

		{ "gpu_cc_ahb_clk", 0x162, 1, GPU_CC,

			0x10, 0xFF, 0, 0x3, 0, 2, 0x1568, 0x10FC, 0x1100 },

		{ "gpu_cc_crc_ahb_clk", 0x162, 1, GPU_CC,

			0x11, 0xFF, 0, 0x3, 0, 2, 0x1568, 0x10FC, 0x1100 },

		{ "gpu_cc_cx_apb_clk", 0x162, 1, GPU_CC,

			0x14, 0xFF, 0, 0x3, 0, 2, 0x1568, 0x10FC, 0x1100 },

		{ "gpu_cc_cx_gmu_clk", 0x162, 1, GPU_CC,

			0x18, 0xFF, 0, 0x3, 0, 2, 0x1568, 0x10FC, 0x1100 },

		{ "gpu_cc_cx_qdss_at_clk", 0x162, 1, GPU_CC,

			0x12, 0xFF, 0, 0x3, 0, 2, 0x1568, 0x10FC, 0x1100 },

		{ "gpu_cc_cx_qdss_trig_clk", 0x162, 1, GPU_CC,

			0x17, 0xFF, 0, 0x3, 0, 2, 0x1568, 0x10FC, 0x1100 },

		{ "gpu_cc_cx_qdss_tsctr_clk", 0x162, 1, GPU_CC,

			0x13, 0xFF, 0, 0x3, 0, 2, 0x1568, 0x10FC, 0x1100 },

		{ "gpu_cc_cx_snoc_dvm_clk", 0x162, 1, GPU_CC,

			0x15, 0xFF, 0, 0x3, 0, 2, 0x1568, 0x10FC, 0x1100 },

		{ "gpu_cc_cxo_aon_clk", 0x162, 1, GPU_CC,

			0xA, 0xFF, 0, 0x3, 0, 2, 0x1568, 0x10FC, 0x1100 },

		{ "gpu_cc_cxo_clk", 0x162, 1, GPU_CC,

			0x19, 0xFF, 0, 0x3, 0, 2, 0x1568, 0x10FC, 0x1100 },

		{ "gpu_cc_gx_gmu_clk", 0x162, 1, GPU_CC,

			0xF, 0xFF, 0, 0x3, 0, 2, 0x1568, 0x10FC, 0x1100 },

		{ "gpu_cc_gx_qdss_tsctr_clk", 0x162, 1, GPU_CC,

			0xD, 0xFF, 0, 0x3, 0, 2, 0x1568, 0x10FC, 0x1100 },

		{ "gpu_cc_gx_vsense_clk", 0x162, 1, GPU_CC,

			0xC, 0xFF, 0, 0x3, 0, 2, 0x1568, 0x10FC, 0x1100 },

		{ "gpu_cc_sleep_clk", 0x162, 1, GPU_CC,

			0x16, 0xFF, 0, 0x3, 0, 2, 0x1568, 0x10FC, 0x1100 },

		{ "npu_cc_armwic_core_clk", 0x180, 1, NPU_CC,

			0x4, 0xFF, 0, 0x3, 0, 2, 0x4000, 0x3004, 0x3008 },

		{ "npu_cc_bto_core_clk", 0x180, 1, NPU_CC,
@@ -880,6 +928,10 @@ static int clk_debug_sdm855_probe(struct platform_device *pdev) 
	if (ret)

		return ret;



	ret = map_debug_bases(pdev, "qcom,gpucc", GPU_CC);

	if (ret)

		return ret;



	clk = devm_clk_register(&pdev->dev, &gcc_debug_mux.hw);

	if (IS_ERR(clk)) {

		dev_err(&pdev->dev, "Unable to register GCC debug mux\n");