Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 2d6ae2bf authored by qctecmdr Service's avatar qctecmdr Service Committed by Gerrit - the friendly Code Review server
Browse files

Merge "msm: kgsl: Do not vote for cx-mx rail"

parents e3ce8fe9 3c192727

drivers/gpu/msm/adreno_a6xx_gmu.c

+14 −2
Original line number Diff line number Diff line
@@ -139,8 +139,14 @@ static void _load_gmu_rpmh_ucode(struct kgsl_device *device) 
			PDC_GPU_TCS1_CMD0_DATA + PDC_CMD_OFFSET, 0x0);

	_regwrite(gmu->pdc_reg_virt,

			PDC_GPU_TCS1_CMD0_MSGID + PDC_CMD_OFFSET * 2, 0x10108);



	if (adreno_is_a640(adreno_dev) || adreno_is_a680(adreno_dev))

		_regwrite(gmu->pdc_reg_virt,

			PDC_GPU_TCS1_CMD0_ADDR + PDC_CMD_OFFSET * 2, 0x30090);

	else

		_regwrite(gmu->pdc_reg_virt,

			PDC_GPU_TCS1_CMD0_ADDR + PDC_CMD_OFFSET * 2, 0x30080);



	_regwrite(gmu->pdc_reg_virt,

			PDC_GPU_TCS1_CMD0_DATA + PDC_CMD_OFFSET * 2, 0x0);

	_regwrite(gmu->pdc_reg_virt, PDC_GPU_TCS3_CMD_ENABLE_BANK, 7);
@@ -157,8 +163,14 @@ static void _load_gmu_rpmh_ucode(struct kgsl_device *device) 
			PDC_GPU_TCS3_CMD0_DATA + PDC_CMD_OFFSET, 0x3);

	_regwrite(gmu->pdc_reg_virt,

			PDC_GPU_TCS3_CMD0_MSGID + PDC_CMD_OFFSET * 2, 0x10108);



	if (adreno_is_a640(adreno_dev) || adreno_is_a680(adreno_dev))

		_regwrite(gmu->pdc_reg_virt,

			PDC_GPU_TCS3_CMD0_ADDR + PDC_CMD_OFFSET * 2, 0x30090);

	else

		_regwrite(gmu->pdc_reg_virt,

			PDC_GPU_TCS3_CMD0_ADDR + PDC_CMD_OFFSET * 2, 0x30080);



	_regwrite(gmu->pdc_reg_virt,

			PDC_GPU_TCS3_CMD0_DATA + PDC_CMD_OFFSET * 2, 0x3);