Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 2b51f514 authored by Kevin-CW Chen's avatar Kevin-CW Chen Committed by Stephen Boyd
Browse files

dt-bindings: arm: mediatek: document clk bindings for MT6797



This patch adds the binding documentation for apmixedsys, imgsys,
infracfg, mmsys, topckgen, vdecsys and vencsys for MT6797.

Signed-off-by: default avatarKevin-CW Chen <kevin-cw.chen@mediatek.com>
Signed-off-by: default avatarMars Cheng <mars.cheng@mediatek.com>
Acked-by: default avatarRob Herring <robh@kernel.org>
Signed-off-by: default avatarStephen Boyd <sboyd@codeaurora.org>
parent ddc34434
Loading
Loading
Loading
Loading
+1 −0
Original line number Diff line number Diff line
@@ -7,6 +7,7 @@ Required Properties:

- compatible: Should be one of:
	- "mediatek,mt2701-apmixedsys"
	- "mediatek,mt6797-apmixedsys"
	- "mediatek,mt8135-apmixedsys"
	- "mediatek,mt8173-apmixedsys"
- #clock-cells: Must be 1
+1 −0
Original line number Diff line number Diff line
@@ -7,6 +7,7 @@ Required Properties:

- compatible: Should be one of:
	- "mediatek,mt2701-imgsys", "syscon"
	- "mediatek,mt6797-imgsys", "syscon"
	- "mediatek,mt8173-imgsys", "syscon"
- #clock-cells: Must be 1

+1 −0
Original line number Diff line number Diff line
@@ -8,6 +8,7 @@ Required Properties:

- compatible: Should be one of:
	- "mediatek,mt2701-infracfg", "syscon"
	- "mediatek,mt6797-infracfg", "syscon"
	- "mediatek,mt8135-infracfg", "syscon"
	- "mediatek,mt8173-infracfg", "syscon"
- #clock-cells: Must be 1
+1 −0
Original line number Diff line number Diff line
@@ -7,6 +7,7 @@ Required Properties:

- compatible: Should be one of:
	- "mediatek,mt2701-mmsys", "syscon"
	- "mediatek,mt6797-mmsys", "syscon"
	- "mediatek,mt8173-mmsys", "syscon"
- #clock-cells: Must be 1

+1 −0
Original line number Diff line number Diff line
@@ -7,6 +7,7 @@ Required Properties:

- compatible: Should be one of:
	- "mediatek,mt2701-topckgen"
	- "mediatek,mt6797-topckgen"
	- "mediatek,mt8135-topckgen"
	- "mediatek,mt8173-topckgen"
- #clock-cells: Must be 1
Loading