Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 2800de2e authored by Christian König's avatar Christian König Committed by Alex Deucher
Browse files

drm/amdgpu: reduce the ring size for GFX 



Those are way too large.

Signed-off-by: default avatarChristian König <christian.koenig@amd.com>
Reviewed-by: default avatarAlex Deucher <alexander.deucher@amd.com>
Signed-off-by: default avatarAlex Deucher <alexander.deucher@amd.com>
parent a3f1cf35

drivers/gpu/drm/amd/amdgpu/gfx_v7_0.c

+2 −2
Original line number Diff line number Diff line
@@ -4414,7 +4414,7 @@ static int gfx_v7_0_sw_init(void *handle) 
		ring = &adev->gfx.gfx_ring[i];

		ring->ring_obj = NULL;

		sprintf(ring->name, "gfx");

		r = amdgpu_ring_init(adev, ring, 128 * 1024,

		r = amdgpu_ring_init(adev, ring, 1024,

				     PACKET3(PACKET3_NOP, 0x3FFF), 0xf,

				     &adev->gfx.eop_irq, AMDGPU_CP_IRQ_GFX_EOP,

				     AMDGPU_RING_TYPE_GFX);
@@ -4441,7 +4441,7 @@ static int gfx_v7_0_sw_init(void *handle) 
		sprintf(ring->name, "comp %d.%d.%d", ring->me, ring->pipe, ring->queue);

		irq_type = AMDGPU_CP_IRQ_COMPUTE_MEC1_PIPE0_EOP + ring->pipe;

		/* type-2 packets are deprecated on MEC, use type-3 instead */

		r = amdgpu_ring_init(adev, ring, 128 * 1024,

		r = amdgpu_ring_init(adev, ring, 1024,

				     PACKET3(PACKET3_NOP, 0x3FFF), 0xf,

				     &adev->gfx.eop_irq, irq_type,

				     AMDGPU_RING_TYPE_COMPUTE);

drivers/gpu/drm/amd/amdgpu/gfx_v8_0.c

+2 −2
Original line number Diff line number Diff line
@@ -1570,7 +1570,7 @@ static int gfx_v8_0_sw_init(void *handle) 
			ring->doorbell_index = AMDGPU_DOORBELL_GFX_RING0;

		}



		r = amdgpu_ring_init(adev, ring, 128 * 1024,

		r = amdgpu_ring_init(adev, ring, 1024,

				     PACKET3(PACKET3_NOP, 0x3FFF), 0xf,

				     &adev->gfx.eop_irq, AMDGPU_CP_IRQ_GFX_EOP,

				     AMDGPU_RING_TYPE_GFX);
@@ -1597,7 +1597,7 @@ static int gfx_v8_0_sw_init(void *handle) 
		sprintf(ring->name, "comp %d.%d.%d", ring->me, ring->pipe, ring->queue);

		irq_type = AMDGPU_CP_IRQ_COMPUTE_MEC1_PIPE0_EOP + ring->pipe;

		/* type-2 packets are deprecated on MEC, use type-3 instead */

		r = amdgpu_ring_init(adev, ring, 128 * 1024,

		r = amdgpu_ring_init(adev, ring, 1024,

				     PACKET3(PACKET3_NOP, 0x3FFF), 0xf,

				     &adev->gfx.eop_irq, irq_type,

				     AMDGPU_RING_TYPE_COMPUTE);