Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 24db03a8 authored by Jingoo Han's avatar Jingoo Han Committed by Florian Tobias Schandinat
Browse files

video: exynos_dp: move sw reset prioir to enabling sw defined function 



The sw reset should be called prioir to enabling sw defined function,
according to datasheet.

Signed-off-by: default avatarJingoo Han <jg1.han@samsung.com>
Signed-off-by: default avatarFlorian Tobias Schandinat <FlorianSchandinat@gmx.de>
parent 4d10ecf8

drivers/video/exynos/exynos_dp_core.c

+2 −0
Original line number Diff line number Diff line
@@ -27,6 +27,8 @@ static int exynos_dp_init_dp(struct exynos_dp_device *dp) 
{

	exynos_dp_reset(dp);



	exynos_dp_swreset(dp);



	/* SW defined function Normal operation */

	exynos_dp_enable_sw_function(dp);

drivers/video/exynos/exynos_dp_core.h

+1 −0
Original line number Diff line number Diff line
@@ -41,6 +41,7 @@ void exynos_dp_lane_swap(struct exynos_dp_device *dp, bool enable); 
void exynos_dp_init_analog_param(struct exynos_dp_device *dp);

void exynos_dp_init_interrupt(struct exynos_dp_device *dp);

void exynos_dp_reset(struct exynos_dp_device *dp);

void exynos_dp_swreset(struct exynos_dp_device *dp);

void exynos_dp_config_interrupt(struct exynos_dp_device *dp);

u32 exynos_dp_get_pll_lock_status(struct exynos_dp_device *dp);

void exynos_dp_set_pll_power_down(struct exynos_dp_device *dp, bool enable);

drivers/video/exynos/exynos_dp_reg.c

+5 −2
Original line number Diff line number Diff line
@@ -109,8 +109,6 @@ void exynos_dp_reset(struct exynos_dp_device *dp) 
{

	u32 reg;



	writel(RESET_DP_TX, dp->reg_base + EXYNOS_DP_TX_SW_RESET);



	exynos_dp_stop_video(dp);

	exynos_dp_enable_video_mute(dp, 0);
@@ -155,6 +153,11 @@ void exynos_dp_reset(struct exynos_dp_device *dp) 
	exynos_dp_init_interrupt(dp);

}



void exynos_dp_swreset(struct exynos_dp_device *dp)

{

	writel(RESET_DP_TX, dp->reg_base + EXYNOS_DP_TX_SW_RESET);

}



void exynos_dp_config_interrupt(struct exynos_dp_device *dp)

{

	u32 reg;