Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 24891f8d authored by Charan Teja Reddy's avatar Charan Teja Reddy
Browse files

ARM: dts: msm: add graphics smmu support on qcs405



Add SMMU support for graphics that is used for VA to PA conversions on
QCS405 target.

Change-Id: Iccce49db6606ca8c8ea6e9f854d36ad208932695
Signed-off-by: default avatarCharan Teja Reddy <charante@codeaurora.org>
parent ac121119
Loading
Loading
Loading
Loading
+38 −0
Original line number Diff line number Diff line
/*
 * Copyright (c) 2018, The Linux Foundation. All rights reserved.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 and
 * only version 2 as published by the Free Software Foundation.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 */

&soc {
	gfx_iommu: qcom,iommu@1f00000 {
		status = "disabled";
		compatible = "qcom,qsmmu-v500";
		reg = <0x1f00000 0x10000>,
			<0x1ee2000 0x20>;
		reg-names = "base", "tcu-base";
		#iommu-cells = <2>;
		qcom,tz-device-id = "GPU";
		qcom,skip-init;
		qcom,dynamic;
		qcom,use-3-lvl-tables;
		#global-interrupts = <0>;
		#size-cells = <1>;
		#address-cells = <1>;
		ranges;
		interrupts = <GIC_SPI 101 IRQ_TYPE_LEVEL_HIGH>,
				<GIC_SPI 102 IRQ_TYPE_LEVEL_HIGH>,
				<GIC_SPI 103 IRQ_TYPE_LEVEL_HIGH>,
				<GIC_SPI 105 IRQ_TYPE_LEVEL_HIGH>;
		clocks = <&clock_gcc GCC_SMMU_CFG_CLK>,
				<&clock_gcc GCC_GFX_TCU_CLK>;
		clock-names = "iface_clk", "core_clk";
	};
};
+1 −0
Original line number Diff line number Diff line
@@ -115,6 +115,7 @@
#include "qcs405-cpu.dtsi"
#include "qcs405-ion.dtsi"
#include "qcs405-pm.dtsi"
#include "msm-arm-smmu-qcs405.dtsi"

&soc {
	#address-cells = <1>;