Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 24584f56 authored by Siddartha Mohanadoss's avatar Siddartha Mohanadoss
Browse files

msm: ep_pcie: Disable BDF to SID for PCIe EP 



Disable BDF to SID table for end point mode use cases.
Default register configuration on power up has it enabled,
and if left enabled, it will cause NOC errors.

Change-Id: I30f04d8dc73f70b351b21c6c1df2a885ee9f5a42
Signed-off-by: default avatarSiddartha Mohanadoss <smohanad@codeaurora.org>
parent e3114c6c

drivers/platform/msm/ep_pcie/ep_pcie_com.h

+1 −0
Original line number Diff line number Diff line
@@ -58,6 +58,7 @@ 
#define PCIE20_PARF_ATU_BASE_ADDR_HI   0x638

#define PCIE20_PARF_BUS_DISCONNECT_CTRL          0x648

#define PCIE20_PARF_BUS_DISCONNECT_STATUS        0x64c

#define PCIE20_PARF_BDF_TO_SID_CFG		0x2c00



#define PCIE20_PARF_DEVICE_TYPE        0x1000

#define PCIE20_PARF_EDMA_BASE_ADDR      0x64C

drivers/platform/msm/ep_pcie/ep_pcie_core.c

+9 −0
Original line number Diff line number Diff line
@@ -574,7 +574,16 @@ static void ep_pcie_core_init(struct ep_pcie_dev_t *dev, bool configured) 
	uint32_t val = 0;



	EP_PCIE_DBG(dev, "PCIe V%d\n", dev->rev);

	EP_PCIE_DBG(dev,

		"PCIe V%d: WRITING TO BDF TO SID\n",

			dev->rev);

	/* PARF_BDF_TO_SID disable */

	ep_pcie_write_mask(dev->parf + PCIE20_PARF_BDF_TO_SID_CFG,

			0, BIT(0));



	EP_PCIE_DBG(dev,

		"PCIe V%d: FINISHED WRITING BDF TO SID\n",

			dev->rev);

	/* enable debug IRQ */

	ep_pcie_write_mask(dev->parf + PCIE20_PARF_DEBUG_INT_EN,

			0, BIT(3) | BIT(2) | BIT(1));