Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 195b9508 authored by Rama Aparna Mallavarapu's avatar Rama Aparna Mallavarapu Committed by Gerrit - the friendly Code Review server
Browse files

ARM: dts: msm: Correct the Compute core-dev mapping table for CPUBW



Correct the CPUfreq-DDR mapping table for CPU compute device
for SDX55 device.

Change-Id: Ie3f1576f78d5783d9988ecf8c5f63d91c40afc6a
Signed-off-by: default avatarRama Aparna Mallavarapu <aparnam@codeaurora.org>
parent fe559675
Loading
Loading
Loading
Loading
+3 −3
Original line number Diff line number Diff line
@@ -1044,9 +1044,9 @@
		qcom,cpulist = <&CPU0>;
		qcom,target-dev = <&cpubw>;
		qcom,core-dev-table =
				<  153600 MHZ_TO_MBPS( 300, 4) >,
				<  576000 MHZ_TO_MBPS(1017, 4) >,
				< 1497600 MHZ_TO_MBPS(1804, 4)>;
				<  576000 MHZ_TO_MBPS( 300, 4) >,
				< 1497600 MHZ_TO_MBPS(1017, 4) >,
				< 1555200 MHZ_TO_MBPS(1804, 4)>;
	};

	cnss_qca6390: qcom,cnss-qca6390@a0000000 {