Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 146f256f authored by Alex Deucher's avatar Alex Deucher
Browse files

drm/amdgpu/gfx: adjust gfx_v8_0_send_serdes_cmd for ST 



Acked-by: default avatarTom St Denis <tom.stdenis@amd.com>
Signed-off-by: default avatarAlex Deucher <alexander.deucher@amd.com>
parent 79deaaf4

drivers/gpu/drm/amd/amdgpu/gfx_v8_0.c

+17 −6
Original line number Diff line number Diff line
@@ -4292,6 +4292,17 @@ static void gfx_v8_0_send_serdes_cmd(struct amdgpu_device *adev, 
	WREG32(mmRLC_SERDES_WR_NONCU_MASTER_MASK, 0xffffffff);



	data = RREG32(mmRLC_SERDES_WR_CTRL);

	if (adev->asic_type == CHIP_STONEY)

			data &= ~(RLC_SERDES_WR_CTRL__WRITE_COMMAND_MASK |

			RLC_SERDES_WR_CTRL__READ_COMMAND_MASK |

			RLC_SERDES_WR_CTRL__P1_SELECT_MASK |

			RLC_SERDES_WR_CTRL__P2_SELECT_MASK |

			RLC_SERDES_WR_CTRL__RDDATA_RESET_MASK |

			RLC_SERDES_WR_CTRL__POWER_DOWN_MASK |

			RLC_SERDES_WR_CTRL__POWER_UP_MASK |

			RLC_SERDES_WR_CTRL__SHORT_FORMAT_MASK |

			RLC_SERDES_WR_CTRL__SRBM_OVERRIDE_MASK);

	else

		data &= ~(RLC_SERDES_WR_CTRL__WRITE_COMMAND_MASK |

			  RLC_SERDES_WR_CTRL__READ_COMMAND_MASK |

			  RLC_SERDES_WR_CTRL__P1_SELECT_MASK |