Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 142d2eca authored by Ville Syrjälä's avatar Ville Syrjälä Committed by Daniel Vetter
Browse files

drm/i915: Fix chv PCS DW11 register defines 



I managed to fumble the per spline PCS DW11 register defines in:

commit 570e2a74
Author: Ville Syrjälä <ville.syrjala@linux.intel.com>
Date:   Mon Aug 18 14:42:46 2014 +0300

    drm/i915: Clear TX FIFO reset master override bits on chv

Fortunately the bit in DW0 that was cleared due to this didn't have
any effect as long as the bit we meant to clear was already zero.

Signed-off-by: default avatarVille Syrjälä <ville.syrjala@linux.intel.com>
Reviewed-by: default avatarJani Nikula <jani.nikula@intel.com>
[danvet: Fix commit ref as pointed out by Jani.]
Signed-off-by: default avatarDaniel Vetter <daniel.vetter@ffwll.ch>
parent 0039a4b3

drivers/gpu/drm/i915/i915_reg.h

+2 −2
Original line number Original line Diff line number Diff line
@@ -883,8 +883,8 @@ enum punit_power_well { 
#define _VLV_PCS23_DW11_CH0		0x042c

#define _VLV_PCS23_DW11_CH0		0x042c

#define _VLV_PCS01_DW11_CH1		0x262c

#define _VLV_PCS01_DW11_CH1		0x262c

#define _VLV_PCS23_DW11_CH1		0x282c

#define _VLV_PCS23_DW11_CH1		0x282c

#define VLV_PCS01_DW11(ch) _PORT(ch, _VLV_PCS01_DW0_CH0, _VLV_PCS01_DW0_CH1)

#define VLV_PCS01_DW11(ch) _PORT(ch, _VLV_PCS01_DW11_CH0, _VLV_PCS01_DW11_CH1)

#define VLV_PCS23_DW11(ch) _PORT(ch, _VLV_PCS23_DW0_CH0, _VLV_PCS23_DW0_CH1)

#define VLV_PCS23_DW11(ch) _PORT(ch, _VLV_PCS23_DW11_CH0, _VLV_PCS23_DW11_CH1)





#define _VLV_PCS_DW12_CH0		0x8230

#define _VLV_PCS_DW12_CH0		0x8230

#define _VLV_PCS_DW12_CH1		0x8430

#define _VLV_PCS_DW12_CH1		0x8430