Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 123d87bc authored by Archit Saxena's avatar Archit Saxena
Browse files

ARM: dts: msm: Add device tree file for External Buck board 



Add dts file for Reworked External buck board for APC.

Change-Id: I0951017fc7e5c86eb9f897851ecd1497b025aa71
Signed-off-by: default avatarArchit Saxena <archsaxe@codeaurora.org>
parent a74cb474

arch/arm64/boot/dts/qcom/Makefile

+1 −0
Original line number Diff line number Diff line
@@ -18,6 +18,7 @@ dtb-$(CONFIG_ARCH_QCS405) += qcs405-rumi.dtb \ 
		qcs405-iot-sku8.dtb \

		qcs405-iot-sku9.dtb \

		qcs405-iot-sku10.dtb \

		qcs405-iot-sku11.dtb \

		qcs405-iot-sku12.dtb

else

dtb-$(CONFIG_ARCH_QCS405) += qcs403-iot-sku1.dtb \

arch/arm64/boot/dts/qcom/qcs405-iot-sku11.dts

0 → 100644
+49 −0
Original line number Diff line number Diff line 
/*

 * Copyright (c) 2018-2019, The Linux Foundation. All rights reserved.

 *

 * This program is free software; you can redistribute it and/or modify

 * it under the terms of the GNU General Public License version 2 and

 * only version 2 as published by the Free Software Foundation.

 *

 * This program is distributed in the hope that it will be useful,

 * but WITHOUT ANY WARRANTY; without even the implied warranty of

 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the

 * GNU General Public License for more details.

 */



/dts-v1/;



#include "qcs405.dtsi"



/ {

	model = "sEVB/SLT with DSI display and APC external Buck";

	compatible = "qcom,qcs405-iot", "qcom,qcs405", "qcom,iot";

	qcom,board-id = <0x020020 0x2>;

};



&soc {

	/delete-node/ qcom,msm-cpufreq;



	msm_cpufreq: qcom,msm-cpufreq {

		compatible = "qcom,msm-cpufreq";

		clock-names = "cpu0_clk";

		clocks = <&clock_cpu APCS_MUX_CLK>;



		qcom,cpufreq-table =

			< 1094400 >,

			< 1248000 >,

			< 1401600 >;

	};



	/delete-node/ qcom,cpu0-computemon;



	cpu0_computemon: qcom,cpu0-computemon {

		compatible = "qcom,arm-cpu-mon";

		qcom,cpulist = <&CPU0 &CPU1 &CPU2 &CPU3>;

		qcom,target-dev = <&cpu0_cpu_ddr_latfloor>;

		qcom,core-dev-table =

			< 1094400 MHZ_TO_MBPS( 297, 8) >,

			< 1248000 MHZ_TO_MBPS( 597, 8) >,

			< 1401600 MHZ_TO_MBPS( 710, 8) >;

	};

};