Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 0e6799ed authored by Ralf Baechle's avatar Ralf Baechle
Browse files

[MIPS] Alchemy: Get rid of au1xxx_irq_map_t.

parent d2126e23
Loading
Loading
Loading
Loading
+1 −1
Original line number Diff line number Diff line
@@ -54,7 +54,7 @@
 * Careful if you change match 2 request!
 * The interrupt handler is called directly from the low level dispatch code.
 */
au1xxx_irq_map_t __initdata au1xxx_ic0_map[] = {
struct au1xxx_irqmap __initdata au1xxx_ic0_map[] = {

#if defined(CONFIG_SOC_AU1000)
	{ AU1000_UART0_INT, INTC_INT_HIGH_LEVEL, 0},
+3 −3
Original line number Diff line number Diff line
@@ -562,9 +562,9 @@ void __init arch_init_irq(void)
{
	int i;
	unsigned long cp0_status;
	au1xxx_irq_map_t *imp;
	extern au1xxx_irq_map_t au1xxx_irq_map[];
	extern au1xxx_irq_map_t au1xxx_ic0_map[];
	struct au1xxx_irqmap *imp;
	extern struct au1xxx_irqmap au1xxx_irq_map[];
	extern struct au1xxx_irqmap au1xxx_ic0_map[];
	extern int au1xxx_nr_irqs;
	extern int au1xxx_ic0_nr_irqs;

+1 −1
Original line number Diff line number Diff line
@@ -79,7 +79,7 @@ char irq_tab_alchemy[][5] __initdata = {
#endif


au1xxx_irq_map_t __initdata au1xxx_irq_map[] = {
struct au1xxx_irqmap __initdata au1xxx_irq_map[] = {

#ifndef CONFIG_MIPS_MIRAGE
#ifdef CONFIG_MIPS_DB1550
+1 −1
Original line number Diff line number Diff line
@@ -58,7 +58,7 @@ char irq_tab_alchemy[][5] __initdata = {
 [7] = { -1, INTD, INTC, INTX, INTX},   /* IDSEL 07 - AdapterD-Slot1 (bottom) */
};

au1xxx_irq_map_t __initdata au1xxx_irq_map[] = {
struct au1xxx_irqmap __initdata au1xxx_irq_map[] = {
       { AU1500_GPIO_204, INTC_INT_HIGH_LEVEL, 0},
       { AU1500_GPIO_201, INTC_INT_LOW_LEVEL, 0 },
       { AU1500_GPIO_202, INTC_INT_LOW_LEVEL, 0 },
+1 −1
Original line number Diff line number Diff line
@@ -47,7 +47,7 @@
#include <asm/system.h>
#include <asm/mach-au1x00/au1000.h>

au1xxx_irq_map_t __initdata au1xxx_irq_map[] = {
struct au1xxx_irqmap __initdata au1xxx_irq_map[] = {
	{ AU1000_GPIO_15, INTC_INT_LOW_LEVEL, 0 },
};

Loading