Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 053d7800 authored by John W. Linville's avatar John W. Linville Committed by David S. Miller
Browse files

[TG3]: add support for bcm5752 rev a1



Replace existing ASIC_REV_5752 definition with ASIC_REV_5752_A0,
and add definition for ASIC_REV_5752_A1. Then, add ASIC_REV_5752_A1
to check for setting TG3_FLG2_5750_PLUS in tg3_get_invariants.

Signed-off-by: default avatarJohn W. Linville <linville@tuxdriver.com>
Signed-off-by: default avatarDavid S. Miller <davem@davemloft.net>
parent 1b440c56
Loading
Loading
Loading
Loading
+2 −1
Original line number Diff line number Diff line
@@ -7929,7 +7929,8 @@ static int __devinit tg3_get_invariants(struct tg3 *tp)
	tp->pci_bist         = (cacheline_sz_reg >> 24) & 0xff;

	if (GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5750 ||
	    GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5752)
	    GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5752_A0 ||
	    GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5752_A1)
		tp->tg3_flags2 |= TG3_FLG2_5750_PLUS;

	if ((GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5705) ||
+4 −1
Original line number Diff line number Diff line
@@ -125,6 +125,8 @@
#define  CHIPREV_ID_5750_A0		 0x4000
#define  CHIPREV_ID_5750_A1		 0x4001
#define  CHIPREV_ID_5750_A3		 0x4003
#define  CHIPREV_ID_5752_A0		 0x5000
#define  CHIPREV_ID_5752_A1		 0x6001
#define  GET_ASIC_REV(CHIP_REV_ID)	((CHIP_REV_ID) >> 12)
#define   ASIC_REV_5700			 0x07
#define   ASIC_REV_5701			 0x00
@@ -132,7 +134,8 @@
#define   ASIC_REV_5704			 0x02
#define   ASIC_REV_5705			 0x03
#define   ASIC_REV_5750			 0x04
#define   ASIC_REV_5752			 0x05
#define   ASIC_REV_5752_A0		 0x05
#define   ASIC_REV_5752_A1		 0x06
#define  GET_CHIP_REV(CHIP_REV_ID)	((CHIP_REV_ID) >> 8)
#define   CHIPREV_5700_AX		 0x70
#define   CHIPREV_5700_BX		 0x71