Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 01638a7f authored by Sjoerd Simons's avatar Sjoerd Simons Committed by Simon Horman
Browse files

Revert "ARM: dts: porter: Enable SCIF_CLK frequency and pins" 

This reverts commit 19417bd9 ("ARM: dts: porter: Enable SCIF_CLK
frequency and pins") as according to
http://elinux.org/File:R-CarM2-KOELSCH_PORTER-B_PORTER_C_Comparison.pdf


the external oscillator for SCIF_CLK is not mounted on the porter boards.

Signed-off-by: default avatarSjoerd Simons <sjoerd.simons@collabora.co.uk>
Acked-by: default avatarGeert Uytterhoeven <geert+renesas@glider.be>
Signed-off-by: default avatarSimon Horman <horms+renesas@verge.net.au>
parent ac6908b3

arch/arm/boot/dts/r8a7791-porter.dts

+0 −13
Original line number Diff line number Diff line
@@ -143,19 +143,11 @@ 
};



&pfc {

	pinctrl-0 = <&scif_clk_pins>;

	pinctrl-names = "default";



	scif0_pins: serial0 {

		renesas,groups = "scif0_data_d";

		renesas,function = "scif0";

	};



	scif_clk_pins: scif_clk {

		renesas,groups = "scif_clk";

		renesas,function = "scif_clk";

	};



	ether_pins: ether {

		renesas,groups = "eth_link", "eth_mdio", "eth_rmii";

		renesas,function = "eth";
@@ -229,11 +221,6 @@ 
	status = "okay";

};



&scif_clk {

	clock-frequency = <14745600>;

	status = "okay";

};



&ether {

	pinctrl-0 = <&ether_pins &phy1_pins>;

	pinctrl-names = "default";