Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 0120768c authored by Linux Build Service Account's avatar Linux Build Service Account Committed by Gerrit - the friendly Code Review server
Browse files

Merge "ARM: dts: msm: remove unused DSI PHY timing setting for SM8150" into dev/msm-4.14-display

parents 8bd699e9 2ddc5804

arch/arm64/boot/dts/qcom/sm8150-sde-display.dtsi

+0 −34
Original line number Diff line number Diff line
@@ -400,8 +400,6 @@ 


/* PHY TIMINGS REVISION P */

&dsi_dual_nt35597_truly_video {

	qcom,mdss-dsi-t-clk-post = <0x17>;

	qcom,mdss-dsi-t-clk-pre = <0x18>;

	qcom,mdss-dsi-display-timings {

		timing@0{

			qcom,mdss-dsi-panel-phy-timings = [00 1c 08 07 23 22 07
@@ -414,8 +412,6 @@ 
};



&dsi_dual_nt35597_truly_cmd {

	qcom,mdss-dsi-t-clk-post = <0x17>;

	qcom,mdss-dsi-t-clk-pre = <0x18>;

	qcom,mdss-dsi-display-timings {

		timing@0{

			qcom,mdss-dsi-panel-phy-timings = [00 1c 08 07 23 22 07
@@ -428,8 +424,6 @@ 
};



&dsi_nt35597_truly_dsc_cmd {

	qcom,mdss-dsi-t-clk-post = <0x15>;

	qcom,mdss-dsi-t-clk-pre = <0x12>;

	qcom,mdss-dsi-display-timings {

		timing@0{

			qcom,mdss-dsi-panel-phy-timings = [00 15 05 05 20 1f 05
@@ -443,8 +437,6 @@ 
};



&dsi_nt35597_truly_dsc_video {

	qcom,mdss-dsi-t-clk-post = <0x15>;

	qcom,mdss-dsi-t-clk-pre = <0x12>;

	qcom,mdss-dsi-display-timings {

		timing@0{

			qcom,mdss-dsi-panel-phy-timings = [00 15 05 05 20 1f 05
@@ -458,8 +450,6 @@ 
};



&dsi_sharp_4k_dsc_video {

	qcom,mdss-dsi-t-clk-post = <0x18>;

	qcom,mdss-dsi-t-clk-pre = <0x19>;

	qcom,mdss-dsi-display-timings {

		timing@0{

			qcom,mdss-dsi-panel-phy-timings = [00 1e 08 07 24 22 08
@@ -471,8 +461,6 @@ 
};



&dsi_sharp_4k_dsc_cmd {

	qcom,mdss-dsi-t-clk-post = <0x18>;

	qcom,mdss-dsi-t-clk-pre = <0x19>;

	qcom,mdss-dsi-display-timings {

		timing@0{

			qcom,mdss-dsi-panel-phy-timings = [00 1e 08 07 24 22 08
@@ -484,8 +472,6 @@ 
};



&dsi_nt35695b_truly_fhd_video {

	qcom,mdss-dsi-t-clk-post = <0x17>;

	qcom,mdss-dsi-t-clk-pre = <0x19>;

	qcom,mdss-dsi-display-timings {

		timing@0 {

			qcom,mdss-dsi-panel-phy-timings = [00 1e 08 07 24 22
@@ -497,8 +483,6 @@ 
};



&dsi_nt35695b_truly_fhd_cmd {

	qcom,mdss-dsi-t-clk-post = <0x17>;

	qcom,mdss-dsi-t-clk-pre = <0x19>;

	qcom,mdss-dsi-display-timings {

		timing@0 {

			qcom,mdss-dsi-panel-phy-timings = [00 1e 08 07 24 22
@@ -510,8 +494,6 @@ 
};



&dsi_dual_sharp_1080_120hz_cmd {

	qcom,mdss-dsi-t-clk-post = <0x0f>;

	qcom,mdss-dsi-t-clk-pre = <0x36>;

	qcom,mdss-dsi-display-timings {

		timing@0{

			qcom,mdss-dsi-panel-phy-timings = [00 24 09 09 26 24 09
@@ -524,8 +506,6 @@ 
};



&dsi_sharp_1080_cmd {

	qcom,mdss-dsi-t-clk-post = <0x0c>;

	qcom,mdss-dsi-t-clk-pre = <0x29>;

	qcom,mdss-dsi-display-timings {

		timing@0{

			qcom,mdss-dsi-panel-phy-timings = [00 1A 06 06 22 20 07
@@ -537,8 +517,6 @@ 
};



&dsi_sim_vid {

	qcom,mdss-dsi-t-clk-post = <0x15>;

	qcom,mdss-dsi-t-clk-pre = <0x12>;

	qcom,mdss-dsi-display-timings {

		timing@0{

			qcom,mdss-dsi-panel-phy-timings = [00 1c 08 07 23 22 07
@@ -551,8 +529,6 @@ 
};



&dsi_dual_sim_vid {

	qcom,mdss-dsi-t-clk-post = <0x15>;

	qcom,mdss-dsi-t-clk-pre = <0x12>;

	qcom,mdss-dsi-display-timings {

		timing@0{

			qcom,mdss-dsi-panel-phy-timings = [00 1c 08 07 23 22 07
@@ -565,8 +541,6 @@ 
};



&dsi_sim_cmd {

	qcom,mdss-dsi-t-clk-post = <0x15>;

	qcom,mdss-dsi-t-clk-pre = <0x12>;

	qcom,mdss-dsi-display-timings {

		timing@0{

			qcom,mdss-dsi-panel-phy-timings = [00 1c 08 07 23 22 07
@@ -601,8 +575,6 @@ 
};



&dsi_dual_sim_cmd {

	qcom,mdss-dsi-t-clk-post = <0x15>;

	qcom,mdss-dsi-t-clk-pre = <0x12>;

	qcom,mdss-dsi-display-timings {

		timing@0{

			qcom,mdss-dsi-panel-phy-timings = [00 24 09 09 26 24 09
@@ -627,8 +599,6 @@ 
};



&dsi_sim_dsc_375_cmd {

	qcom,mdss-dsi-t-clk-post = <0x0d>;

	qcom,mdss-dsi-t-clk-pre = <0x2d>;

	qcom,mdss-dsi-display-timings {

		timing@0 { /* 1080p */

			qcom,mdss-dsi-panel-phy-timings = [00 1c 08 07 23 22 07
@@ -648,8 +618,6 @@ 
};



&dsi_dual_sim_dsc_375_cmd {

	qcom,mdss-dsi-t-clk-post = <0x0d>;

	qcom,mdss-dsi-t-clk-pre = <0x2d>;

	qcom,mdss-dsi-display-timings {

		timing@0 { /* qhd */

			qcom,mdss-dsi-panel-phy-timings = [00 1c 08 07 23 22 07
@@ -667,8 +635,6 @@ 
};



&dsi_sw43404_amoled_cmd {

	qcom,mdss-dsi-t-clk-post = <0x16>;

	qcom,mdss-dsi-t-clk-pre = <0x16>;

	qcom,mdss-dsi-display-timings {

		timing@0 {

			qcom,mdss-dsi-panel-phy-timings = [00 1a 07 06 22 21 07