Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit fd034c77 authored by Michel Thierry's avatar Michel Thierry Committed by Mika Kuoppala
Browse files

drm/i915/icl: Add Indirect Context Offset for Gen11 



v2: rebased to intel_lr_indirect_ctx_offset
v3: rebase, move define to intel_lrc_reg.h

BSpec: 11740
Signed-off-by: default avatarMichel Thierry <michel.thierry@intel.com>
Signed-off-by: default avatarRodrigo Vivi <rodrigo.vivi@intel.com>
Signed-off-by: default avatarMichal Wajdeczko <michal.wajdeczko@intel.com>
Reviewed-by: default avatarOscar Mateo <oscar.mateo@intel.com>
Link: https://patchwork.freedesktop.org/patch/msgid/20180302161501.28594-5-mika.kuoppala@linux.intel.com


Signed-off-by: default avatarMika Kuoppala <mika.kuoppala@linux.intel.com>
parent 05f0addd

drivers/gpu/drm/i915/intel_lrc.c

+4 −0
Original line number Diff line number Diff line
@@ -2272,6 +2272,10 @@ static u32 intel_lr_indirect_ctx_offset(struct intel_engine_cs *engine) 
	default:

		MISSING_CASE(INTEL_GEN(engine->i915));

		/* fall through */

	case 11:

		indirect_ctx_offset =

			GEN11_CTX_RCS_INDIRECT_CTX_OFFSET_DEFAULT;

		break;

	case 10:

		indirect_ctx_offset =

			GEN10_CTX_RCS_INDIRECT_CTX_OFFSET_DEFAULT;

drivers/gpu/drm/i915/intel_lrc_reg.h

+1 −0
Original line number Diff line number Diff line
@@ -63,5 +63,6 @@ 
#define GEN8_CTX_RCS_INDIRECT_CTX_OFFSET_DEFAULT	0x17

#define GEN9_CTX_RCS_INDIRECT_CTX_OFFSET_DEFAULT	0x26

#define GEN10_CTX_RCS_INDIRECT_CTX_OFFSET_DEFAULT	0x19

#define GEN11_CTX_RCS_INDIRECT_CTX_OFFSET_DEFAULT	0x1A



#endif /* _INTEL_LRC_REG_H_ */