Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit fb00ff4c authored Jun 19, 2015 by Lucas Stach Committed by Shawn Guo Jul 15, 2015

ARM: dts: imx53-qsb: select open-drain mode for i2c1 pads



Both imx53-qsb and imx53-qsrb don't have external pull-up resistors
on the I2C1 SCL and SDA lines populated. Select open-drain mode and
enable the internal pull-up for both.

Signed-off-by: Lucas Stach <l.stach@pengutronix.de>
Signed-off-by: Philipp Zabel <p.zabel@pengutronix.de>
Signed-off-by: Shawn Guo <shawn.guo@linaro.org>

parent 97dae859

arch/arm/boot/dts/imx53-qsb-common.dtsi

+3 −2

Original line number	Diff line number	Diff line
		@@ -228,10 +228,11 @@
		>;
		};

		/* open drain */
		pinctrl_i2c1: i2c1grp {
		fsl,pins = <
		MX53_PAD_CSI0_DAT8__I2C1_SDA 0xc0000000
		MX53_PAD_CSI0_DAT9__I2C1_SCL 0xc0000000
		MX53_PAD_CSI0_DAT8__I2C1_SDA 0x400001ec
		MX53_PAD_CSI0_DAT9__I2C1_SCL 0x400001ec
		>;
		};

arch/arm/boot/dts/imx53-qsrb.dts

+1 −13

Original line number	Diff line number	Diff line
		@@ -20,15 +20,7 @@
		};

		&iomuxc {
		i2c1 {
		/* open drain */
		pinctrl_i2c1_qsrb: i2c1grp-1 {
		fsl,pins = <
		MX53_PAD_CSI0_DAT8__I2C1_SDA 0x400001ec
		MX53_PAD_CSI0_DAT9__I2C1_SCL 0x400001ec
		>;
		};

		imx53-qsrb {
		pinctrl_pmic: pmicgrp {
		fsl,pins = <
		MX53_PAD_CSI0_DAT5__GPIO5_23 0x1e4 /* IRQ */
		@@ -38,10 +30,6 @@
		};

		&i2c1 {
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_i2c1_qsrb>;
		status = "okay";

		pmic: mc34708@8 {
		compatible = "fsl,mc34708";
		pinctrl-names = "default";