Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit f580fd3f authored by Thierry Reding's avatar Thierry Reding
Browse files

dt-bindings: misc: Add Tegra186 MISC registers bindings 



The MISC register block found on Tegra186 SoCs contains registers that
can be used to identify a given chip and various strapping options.

Signed-off-by: default avatarThierry Reding <treding@nvidia.com>
parent 4fbd8d19

Documentation/devicetree/bindings/misc/nvidia,tegra186-misc.txt

0 → 100644
+12 −0
Original line number Diff line number Diff line 
NVIDIA Tegra186 MISC register block



The MISC register block found on Tegra186 SoCs contains registers that can be

used to identify a given chip and various strapping options.



Required properties:

- compatible: Must be:

  - Tegra186: "nvidia,tegra186-misc"

- reg: Should contain 2 entries: The first entry gives the physical address

       and length of the register region which contains revision and debug

       features. The second entry specifies the physical address and length

       of the register region indicating the strapping options.