Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit f3b7d0ef authored by Jyri Sarha's avatar Jyri Sarha Committed by Tomi Valkeinen
Browse files

OMAPDSS: hdmi5: Fix bit field for IEC958_AES2_CON_SOURCE 



The bit field for IEC958_AES2_CON_SOURCE is bits 3-0 in
HDMI_CORE_FC_AUDSCHNLS2, not imaginary bits 3-4 (reverse order).

Signed-off-by: default avatarJyri Sarha <jsarha@ti.com>
Signed-off-by: default avatarTomi Valkeinen <tomi.valkeinen@ti.com>
parent 39c1b7bf

drivers/video/fbdev/omap2/dss/hdmi5_core.c

+1 −1
Original line number Diff line number Diff line
@@ -716,7 +716,7 @@ static void hdmi5_core_audio_config(struct hdmi_core_data *core, 


	/* Source number */

	val = cfg->iec60958_cfg->status[2] & IEC958_AES2_CON_SOURCE;

	REG_FLD_MOD(base, HDMI_CORE_FC_AUDSCHNLS(2), val, 3, 4);

	REG_FLD_MOD(base, HDMI_CORE_FC_AUDSCHNLS(2), val, 3, 0);



	/* Channel number right 0  */

	REG_FLD_MOD(base, HDMI_CORE_FC_AUDSCHNLS(3), 2, 3, 0);