Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit f3494857 authored by Stephen Boyd's avatar Stephen Boyd Committed by David Dai
Browse files

clk: Add support to vote to regulator framework from clk framework 



Add vdd_class support which would help vote/unvote for any voltage rail
for the clock frequency to the regulator framework. A clock client request
for a clock frequency would look for the corresponding voltage vote and
would be send the request to regulator framework.

Change-Id: I5b1229091fcb7b3887b54735b9663fd31a35db21
Signed-off-by: default avatarStephen Boyd <sboyd@codeaurora.org>
Signed-off-by: default avatarTaniya Das <tdas@codeaurora.org>
Signed-off-by: default avatarDeepak Katragadda <dkatraga@codeaurora.org>
Signed-off-by: default avatarDavid Dai <daidavid1@codeaurora.org>
parent 8ff1a590

drivers/clk/clk-composite.c

+1 −1
Original line number Diff line number Diff line
@@ -219,7 +219,7 @@ struct clk_hw *clk_hw_register_composite(struct device *dev, const char *name, 
			unsigned long flags)

{

	struct clk_hw *hw;

	struct clk_init_data init;

	struct clk_init_data init = {};

	struct clk_composite *composite;

	struct clk_ops *clk_composite_ops;

	int ret;

drivers/clk/clk-divider.c

+1 −1
Original line number Diff line number Diff line
@@ -458,7 +458,7 @@ static struct clk_hw *_register_divider(struct device *dev, const char *name, 
{

	struct clk_divider *div;

	struct clk_hw *hw;

	struct clk_init_data init;

	struct clk_init_data init = {};

	int ret;



	if (clk_divider_flags & CLK_DIVIDER_HIWORD_MASK) {

drivers/clk/clk-fixed-factor.c

+1 −1
Original line number Diff line number Diff line
@@ -74,7 +74,7 @@ struct clk_hw *clk_hw_register_fixed_factor(struct device *dev, 
		unsigned int mult, unsigned int div)

{

	struct clk_fixed_factor *fix;

	struct clk_init_data init;

	struct clk_init_data init = {};

	struct clk_hw *hw;

	int ret;

drivers/clk/clk-fixed-rate.c

+1 −1
Original line number Diff line number Diff line
@@ -61,7 +61,7 @@ struct clk_hw *clk_hw_register_fixed_rate_with_accuracy(struct device *dev, 
{

	struct clk_fixed_rate *fixed;

	struct clk_hw *hw;

	struct clk_init_data init;

	struct clk_init_data init = {};

	int ret;



	/* allocate fixed-rate clock */

drivers/clk/clk-fractional-divider.c

+1 −1
Original line number Diff line number Diff line
@@ -134,7 +134,7 @@ struct clk_hw *clk_hw_register_fractional_divider(struct device *dev, 
		u8 clk_divider_flags, spinlock_t *lock)

{

	struct clk_fractional_divider *fd;

	struct clk_init_data init;

	struct clk_init_data init = {};

	struct clk_hw *hw;

	int ret;