Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit ecc2cf7c authored by Maruthi Srinivas Bayyavarapu's avatar Maruthi Srinivas Bayyavarapu Committed by Alex Deucher
Browse files

drm/amdgpu: enable VCE clockgating in Polaris-10/11 



VCE clocks are set to be disabled, when not in use.

Signed-off-by: default avatarMaruthi Bayyavarapu <maruthi.bayyavarapu@amd.com>
Reviewed-by: default avatarAlex Deucher <alexander.deucher@amd.com>
Signed-off-by: default avatarAlex Deucher <alexander.deucher@amd.com>
parent ddbc2594

drivers/gpu/drm/amd/amdgpu/vce_v3_0.c

+1 −1
Original line number Diff line number Diff line
@@ -134,7 +134,7 @@ static void vce_v3_0_set_vce_sw_clock_gating(struct amdgpu_device *adev, 
	   accessible but the firmware will throttle the clocks on the

	   fly as necessary.

	*/

	if (gated) {

	if (!gated) {

		data = RREG32(mmVCE_CLOCK_GATING_B);

		data |= 0x1ff;

		data &= ~0xef0000;

drivers/gpu/drm/amd/amdgpu/vi.c

+4 −2
Original line number Diff line number Diff line
@@ -937,12 +937,14 @@ static int vi_common_early_init(void *handle) 
		adev->external_rev_id = adev->rev_id + 0x14;

		break;

	case CHIP_POLARIS11:

		adev->cg_flags = AMD_CG_SUPPORT_UVD_MGCG;

		adev->cg_flags = AMD_CG_SUPPORT_UVD_MGCG |

			AMD_CG_SUPPORT_VCE_MGCG;

		adev->pg_flags = 0;

		adev->external_rev_id = adev->rev_id + 0x5A;

		break;

	case CHIP_POLARIS10:

		adev->cg_flags = AMD_CG_SUPPORT_UVD_MGCG;

		adev->cg_flags = AMD_CG_SUPPORT_UVD_MGCG |

			AMD_CG_SUPPORT_VCE_MGCG;

		adev->pg_flags = 0;

		adev->external_rev_id = adev->rev_id + 0x50;

		break;