Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit ec2a844e authored by Anson Huang's avatar Anson Huang Committed by Shawn Guo
Browse files

ARM: dts: imx7s: add snvs rtc clock 



Add i.MX7 SNVS RTC clock.

Signed-off-by: default avatarAnson Huang <Anson.Huang@nxp.com>
Acked-by: default avatarDong Aisheng <aisheng.dong@nxp.com>
Reviewed-by: default avatarRob Herring <robh@kernel.org>
Signed-off-by: default avatarShawn Guo <shawnguo@kernel.org>
parent 1691cc37

Documentation/devicetree/bindings/crypto/fsl-sec4.txt

+17 −0
Original line number Original line Diff line number Diff line
@@ -415,12 +415,27 @@ Secure Non-Volatile Storage (SNVS) Low Power (LP) RTC Node 
	value type: <u32>

	value type: <u32>

	Definition: LP register offset. default it is 0x34.

	Definition: LP register offset. default it is 0x34.





   - clocks

      Usage: optional, required if SNVS LP RTC requires explicit

          enablement of clocks

      Value type: <prop_encoded-array>

      Definition:  a clock specifier describing the clock required for

          enabling and disabling SNVS LP RTC.



   - clock-names

      Usage: optional, required if SNVS LP RTC requires explicit

          enablement of clocks

      Value type: <string>

      Definition: clock name string should be "snvs-rtc".



EXAMPLE

EXAMPLE

	sec_mon_rtc_lp@1 {

	sec_mon_rtc_lp@1 {

		compatible = "fsl,sec-v4.0-mon-rtc-lp";

		compatible = "fsl,sec-v4.0-mon-rtc-lp";

		interrupts = <93 2>;

		interrupts = <93 2>;

		regmap = <&snvs>;

		regmap = <&snvs>;

		offset = <0x34>;

		offset = <0x34>;

		clocks = <&clks IMX7D_SNVS_CLK>;

		clock-names = "snvs-rtc";

	};

	};





=====================================================================

=====================================================================
@@ -543,6 +558,8 @@ FULL EXAMPLE 
			regmap = <&sec_mon>;

			regmap = <&sec_mon>;

			offset = <0x34>;

			offset = <0x34>;

			interrupts = <93 2>;

			interrupts = <93 2>;

			clocks = <&clks IMX7D_SNVS_CLK>;

			clock-names = "snvs-rtc";

		};

		};





		snvs-pwrkey@020cc000 {

		snvs-pwrkey@020cc000 {

arch/arm/boot/dts/imx7s.dtsi

+2 −0
Original line number Original line Diff line number Diff line
@@ -551,6 +551,8 @@ 
					offset = <0x34>;

					offset = <0x34>;

					interrupts = <GIC_SPI 19 IRQ_TYPE_LEVEL_HIGH>,

					interrupts = <GIC_SPI 19 IRQ_TYPE_LEVEL_HIGH>,

						     <GIC_SPI 20 IRQ_TYPE_LEVEL_HIGH>;

						     <GIC_SPI 20 IRQ_TYPE_LEVEL_HIGH>;

					clocks = <&clks IMX7D_SNVS_CLK>;

					clock-names = "snvs-rtc";

				};

				};





				snvs_poweroff: snvs-poweroff {

				snvs_poweroff: snvs-poweroff {