Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit e9c75dfb authored by Zhenlin Lian's avatar Zhenlin Lian
Browse files

ARM: dts: msm: Add PCIe switch ASM2806 support for rb5 

ASM2806 is a PCIe package switch under the PCIe0 in rb5 board.
And one of the down port is connected with QCA6390 SIP module.
Adding the dts setting to make QCA6390 is working fine.

Change-Id: I902baeddbbd4e83448c2af49734a7018f7aa4635
parent 4d6b8b09

qcom/qrb5165n-iot-rb5.dtsi

+46 −0
Original line number Diff line number Diff line 
#include "kona-v2.1-iot-rb5.dtsi"



&pcie0 {

	/delete-property/ qcom,config-recovery;

	iommu-map = <0x0 &apps_smmu 0x1c00 0x1>,

		<0x100 &apps_smmu 0x1c01 0x1>,

		<0x200 &apps_smmu 0x1c02 0x1>,

		<0x210 &apps_smmu 0x1c03 0x1>,

		<0x230 &apps_smmu 0x1c04 0x1>,

		<0x270 &apps_smmu 0x1c05 0x1>,

		<0x500 &apps_smmu 0x1c06 0x1>;

};



&pcie0_rp {

	#address-cells = <5>;

	#size-cells = <0>;



	/delete-node/ cnss_pci;

	asm2806_switch: asm2806_switch {

		reg = <0x00010000 0x0 0x0 0x0 0x0>;

		#address-cells = <5>;

		#size-cells = <0>;



		lane6: lane6 {

			reg = <0x00023000 0x0 0x0 0x0 0x0>;

			#address-cells = <5>;

			#size-cells = <0>;



			cnss_pci: cnss_pci {

				reg = <0x00050000 0x0 0x0 0x0 0x0>;

				qcom,iommu-group = <&cnss_pci_iommu_group>;

				memory-region = <&cnss_wlan_mem>;



				#address-cells = <1>;

				#size-cells = <1>;



				cnss_pci_iommu_group: cnss_pci_iommu_group {

					qcom,iommu-dma-addr-pool = <0xa0000000 0x10000000>;

					qcom,iommu-dma = "fastmap";

					qcom,iommu-pagetable = "coherent";

					qcom,iommu-faults = "stall-disable", "HUPCF", "no-CFRE",

							    "non-fatal";

				};

			};

		};

	};

};