Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit e77166b5 authored by Daniel Vetter's avatar Daniel Vetter
Browse files

drm/i915: properly clear SSC1 bit in the pch refclock init code

Noticed by staring at intel_reg_dumper diffs. Unfortunately it does
not seem to completely fix the bug.

Still, it's good to get this right, and maybe it helps someplace else.

Bugzilla: https://bugs.freedesktop.org/show_bug.cgi?id=47117


Signed-Off-by: default avatarDaniel Vetter <daniel.vetter@ffwll.ch>
parent 1c7eaac7
Loading
Loading
Loading
Loading
+2 −1
Original line number Diff line number Diff line
@@ -5539,7 +5539,8 @@ void ironlake_init_pch_refclk(struct drm_device *dev)
		if (intel_panel_use_ssc(dev_priv) && can_ssc) {
			DRM_DEBUG_KMS("Using SSC on panel\n");
			temp |= DREF_SSC1_ENABLE;
		}
		} else
			temp &= ~DREF_SSC1_ENABLE;

		/* Get SSC going before enabling the outputs */
		I915_WRITE(PCH_DREF_CONTROL, temp);