Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit e21bfd17 authored by Ben Skeggs's avatar Ben Skeggs
Browse files

drm/gf110/gr: fixup gpc/tpc initvals lists 



Differences noted vs traces.

Signed-off-by: default avatarBen Skeggs <bskeggs@redhat.com>
parent a6ca1a65

drivers/gpu/drm/nouveau/core/engine/graph/ctxnvc8.c

+47 −42
Original line number Original line Diff line number Diff line
@@ -270,46 +270,51 @@ nvc8_grctx_init_icmd[] = { 
};

};





static struct nvc0_graph_init

static struct nvc0_graph_init

nvc8_grctx_init_tpc[] = {

nvc8_grctx_init_gpc_0[] = {

	{ 0x419818,   1, 0x04, 0x00000000 },

	{ 0x418380,   1, 0x04, 0x00000016 },

	{ 0x41983c,   1, 0x04, 0x00038bc7 },

	{ 0x418400,   1, 0x04, 0x38004e00 },

	{ 0x419848,   1, 0x04, 0x00000000 },

	{ 0x418404,   1, 0x04, 0x71e0ffff },

	{ 0x419864,   1, 0x04, 0x0000012a },

	{ 0x418408,   1, 0x04, 0x00000000 },

	{ 0x419888,   1, 0x04, 0x00000000 },

	{ 0x41840c,   1, 0x04, 0x00001008 },

	{ 0x419a00,   1, 0x04, 0x000001f0 },

	{ 0x418410,   1, 0x04, 0x0fff0fff },

	{ 0x419a04,   1, 0x04, 0x00000001 },

	{ 0x418414,   1, 0x04, 0x00200fff },

	{ 0x419a08,   1, 0x04, 0x00000023 },

	{ 0x418450,   6, 0x04, 0x00000000 },

	{ 0x419a0c,   1, 0x04, 0x00020000 },

	{ 0x418468,   1, 0x04, 0x00000001 },

	{ 0x419a10,   1, 0x04, 0x00000000 },

	{ 0x41846c,   2, 0x04, 0x00000000 },

	{ 0x419a14,   1, 0x04, 0x00000200 },

	{ 0x418600,   1, 0x04, 0x0000001f },

	{ 0x419a1c,   1, 0x04, 0x00000000 },

	{ 0x418684,   1, 0x04, 0x0000000f },

	{ 0x419a20,   1, 0x04, 0x00000800 },

	{ 0x418700,   1, 0x04, 0x00000002 },

	{ 0x419b00,   1, 0x04, 0x0a418820 },

	{ 0x418704,   1, 0x04, 0x00000080 },

	{ 0x419b04,   1, 0x04, 0x062080e6 },

	{ 0x418708,   1, 0x04, 0x00000000 },

	{ 0x419b08,   1, 0x04, 0x020398a4 },

	{ 0x41870c,   1, 0x04, 0x07c80000 },

	{ 0x419b0c,   1, 0x04, 0x0e629062 },

	{ 0x418710,   1, 0x04, 0x00000000 },

	{ 0x419b10,   1, 0x04, 0x0a418820 },

	{ 0x418800,   1, 0x04, 0x0006860a },

	{ 0x419b14,   1, 0x04, 0x000000e6 },

	{ 0x418808,   3, 0x04, 0x00000000 },

	{ 0x419bd0,   1, 0x04, 0x00900103 },

	{ 0x418828,   1, 0x04, 0x00008442 },

	{ 0x419be0,   1, 0x04, 0x00000001 },

	{ 0x418830,   1, 0x04, 0x00000001 },

	{ 0x419be4,   1, 0x04, 0x00000000 },

	{ 0x4188d8,   1, 0x04, 0x00000008 },

	{ 0x419c00,   1, 0x04, 0x00000002 },

	{ 0x4188e0,   1, 0x04, 0x01000000 },

	{ 0x419c04,   1, 0x04, 0x00000006 },

	{ 0x4188e8,   5, 0x04, 0x00000000 },

	{ 0x419c08,   1, 0x04, 0x00000002 },

	{ 0x4188fc,   1, 0x04, 0x20100000 },

	{ 0x419c20,   1, 0x04, 0x00000000 },

	{ 0x41891c,   1, 0x04, 0x00ff00ff },

	{ 0x419cb0,   1, 0x04, 0x00060048 },

	{ 0x418924,   1, 0x04, 0x00000000 },

	{ 0x419ce8,   1, 0x04, 0x00000000 },

	{ 0x418928,   1, 0x04, 0x00ffff00 },

	{ 0x419cf4,   1, 0x04, 0x00000183 },

	{ 0x41892c,   1, 0x04, 0x0000ff00 },

	{ 0x419d20,   1, 0x04, 0x02180000 },

	{ 0x418b00,   1, 0x04, 0x00000000 },

	{ 0x419d24,   1, 0x04, 0x00001fff },

	{ 0x418b08,   1, 0x04, 0x0a418820 },

	{ 0x419e04,   3, 0x04, 0x00000000 },

	{ 0x418b0c,   1, 0x04, 0x062080e6 },

	{ 0x419e10,   1, 0x04, 0x00000002 },

	{ 0x418b10,   1, 0x04, 0x020398a4 },

	{ 0x419e44,   1, 0x04, 0x001beff2 },

	{ 0x418b14,   1, 0x04, 0x0e629062 },

	{ 0x419e48,   1, 0x04, 0x00000000 },

	{ 0x418b18,   1, 0x04, 0x0a418820 },

	{ 0x419e4c,   1, 0x04, 0x0000000f },

	{ 0x418b1c,   1, 0x04, 0x000000e6 },

	{ 0x419e50,  17, 0x04, 0x00000000 },

	{ 0x418bb8,   1, 0x04, 0x00000103 },

	{ 0x419e98,   1, 0x04, 0x00000000 },

	{ 0x418c08,   1, 0x04, 0x00000001 },

	{ 0x419f50,   2, 0x04, 0x00000000 },

	{ 0x418c10,   8, 0x04, 0x00000000 },

	{ 0x418c80,   1, 0x04, 0x20200004 },

	{ 0x418c8c,   1, 0x04, 0x00000001 },

	{ 0x419000,   1, 0x04, 0x00000780 },

	{ 0x419004,   2, 0x04, 0x00000000 },

	{ 0x419014,   1, 0x04, 0x00000004 },

	{}

	{}

};

};
@@ -343,9 +348,9 @@ nvc8_grctx_init_mthd[] = { 




static struct nvc0_graph_init *

static struct nvc0_graph_init *

nvc8_grctx_init_gpc[] = {

nvc8_grctx_init_gpc[] = {

	nvc0_grctx_init_gpc_0,

	nvc8_grctx_init_gpc_0,

	nvc0_grctx_init_gpc_1,

	nvc0_grctx_init_gpc_1,

	nvc8_grctx_init_tpc,

	nvc0_grctx_init_tpc,

	NULL

	NULL

};

};