Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit db7da7aa authored by Rex Zhu's avatar Rex Zhu Committed by Alex Deucher
Browse files

drm/amd/powerplay: delete dpm code for Cz/St.



The powerplay implementation has been the default for a
while now.

Signed-off-by: default avatarRex Zhu <Rex.Zhu@amd.com>
Reviewed-by: default avatarAlex Deucher <alexander.deucher@amd.com>
Signed-off-by: default avatarAlex Deucher <alexander.deucher@amd.com>
parent 634a24d8
Loading
Loading
Loading
Loading
+1 −2
Original line number Diff line number Diff line
@@ -52,8 +52,7 @@ amdgpu-y += \
# add SMC block
amdgpu-y += \
	amdgpu_dpm.o \
	amdgpu_powerplay.o \
	cz_smc.o cz_dpm.o
	amdgpu_powerplay.o

# add DCE block
amdgpu-y += \
+1 −7
Original line number Diff line number Diff line
@@ -78,10 +78,6 @@ static int amdgpu_powerplay_init(struct amdgpu_device *adev)
			amd_pp->ip_funcs = &kv_dpm_ip_funcs;
			break;
#endif
		case CHIP_CARRIZO:
		case CHIP_STONEY:
			amd_pp->ip_funcs = &cz_dpm_ip_funcs;
			break;
		default:
			ret = -EINVAL;
			break;
@@ -102,11 +98,9 @@ static int amdgpu_pp_early_init(void *handle)
	case CHIP_TONGA:
	case CHIP_FIJI:
	case CHIP_TOPAZ:
		adev->pp_enabled = true;
		break;
	case CHIP_CARRIZO:
	case CHIP_STONEY:
		adev->pp_enabled = (amdgpu_powerplay == 0) ? false : true;
		adev->pp_enabled = true;
		break;
	/* These chips don't have powerplay implemenations */
	case CHIP_BONAIRE:
Loading