Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit d6c9da12 authored by Corentin LABBE's avatar Corentin LABBE Committed by Chen-Yu Tsai
Browse files

arm64: allwinner: a64: Fix simple-bus unit address format error 



This patch remove leading 0 of unit address and so remove
lots of warning when building DT with W=1.

Signed-off-by: default avatarCorentin Labbe <clabbe.montjoie@gmail.com>
Acked-by: default avatarMaxime Ripard <maxime.ripard@free-electrons.com>
Signed-off-by: default avatarChen-Yu Tsai <wens@csie.org>
parent d7341305

arch/arm64/boot/dts/allwinner/sun50i-a64.dtsi

+10 −10
Original line number Diff line number Diff line
@@ -178,7 +178,7 @@ 
			#size-cells = <0>;

		};



		usb_otg: usb@01c19000 {

		usb_otg: usb@1c19000 {

			compatible = "allwinner,sun8i-a33-musb";

			reg = <0x01c19000 0x0400>;

			clocks = <&ccu CLK_BUS_OTG>;
@@ -191,7 +191,7 @@ 
			status = "disabled";

		};



		usbphy: phy@01c19400 {

		usbphy: phy@1c19400 {

			compatible = "allwinner,sun50i-a64-usb-phy";

			reg = <0x01c19400 0x14>,

			      <0x01c1a800 0x4>,
@@ -211,7 +211,7 @@ 
			#phy-cells = <1>;

		};



		ehci0: usb@01c1a000 {

		ehci0: usb@1c1a000 {

			compatible = "allwinner,sun50i-a64-ehci", "generic-ehci";

			reg = <0x01c1a000 0x100>;

			interrupts = <GIC_SPI 72 IRQ_TYPE_LEVEL_HIGH>;
@@ -223,7 +223,7 @@ 
			status = "disabled";

		};



		ohci0: usb@01c1a400 {

		ohci0: usb@1c1a400 {

			compatible = "allwinner,sun50i-a64-ohci", "generic-ohci";

			reg = <0x01c1a400 0x100>;

			interrupts = <GIC_SPI 73 IRQ_TYPE_LEVEL_HIGH>;
@@ -233,7 +233,7 @@ 
			status = "disabled";

		};



		ehci1: usb@01c1b000 {

		ehci1: usb@1c1b000 {

			compatible = "allwinner,sun50i-a64-ehci", "generic-ehci";

			reg = <0x01c1b000 0x100>;

			interrupts = <GIC_SPI 74 IRQ_TYPE_LEVEL_HIGH>;
@@ -247,7 +247,7 @@ 
			status = "disabled";

		};



		ohci1: usb@01c1b400 {

		ohci1: usb@1c1b400 {

			compatible = "allwinner,sun50i-a64-ohci", "generic-ohci";

			reg = <0x01c1b400 0x100>;

			interrupts = <GIC_SPI 75 IRQ_TYPE_LEVEL_HIGH>;
@@ -259,7 +259,7 @@ 
			status = "disabled";

		};



		ccu: clock@01c20000 {

		ccu: clock@1c20000 {

			compatible = "allwinner,sun50i-a64-ccu";

			reg = <0x01c20000 0x400>;

			clocks = <&osc24M>, <&osc32k>;
@@ -460,7 +460,7 @@ 
		};





		spi0: spi@01c68000 {

		spi0: spi@1c68000 {

			compatible = "allwinner,sun8i-h3-spi";

			reg = <0x01c68000 0x1000>;

			interrupts = <GIC_SPI 65 IRQ_TYPE_LEVEL_HIGH>;
@@ -475,7 +475,7 @@ 
			#size-cells = <0>;

		};



		spi1: spi@01c69000 {

		spi1: spi@1c69000 {

			compatible = "allwinner,sun8i-h3-spi";

			reg = <0x01c69000 0x1000>;

			interrupts = <GIC_SPI 66 IRQ_TYPE_LEVEL_HIGH>;
@@ -527,7 +527,7 @@ 
			#reset-cells = <1>;

		};



		r_pio: pinctrl@01f02c00 {

		r_pio: pinctrl@1f02c00 {

			compatible = "allwinner,sun50i-a64-r-pinctrl";

			reg = <0x01f02c00 0x400>;

			interrupts = <GIC_SPI 45 IRQ_TYPE_LEVEL_HIGH>;