Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit d1c038d6 authored by Senthil Balasubramanian's avatar Senthil Balasubramanian Committed by John W. Linville
Browse files

ath9k_hw: Fix incorrect baseband PLL phase shift for AR9485 



we should program the AR9485 baseband PLL phase shift to 6 and
a redundant setting overwrites the correct value. Remove the
incorrect and unwnated register setting.

Signed-off-by: default avatarSenthil Balasubramanian <senthilkumar@atheros.com>
Signed-off-by: default avatarJohn W. Linville <linville@tuxdriver.com>
parent 353e5019

drivers/net/wireless/ath/ath9k/hw.c

+0 −4
Original line number Diff line number Diff line
@@ -686,7 +686,6 @@ unsigned long ar9003_get_pll_sqsum_dvc(struct ath_hw *ah) 
}

EXPORT_SYMBOL(ar9003_get_pll_sqsum_dvc);



#define DPLL3_PHASE_SHIFT_VAL 0x1

static void ath9k_hw_init_pll(struct ath_hw *ah,

			      struct ath9k_channel *chan)

{
@@ -723,9 +722,6 @@ static void ath9k_hw_init_pll(struct ath_hw *ah, 
		REG_RMW_FIELD(ah, AR_CH0_BB_DPLL2,

			      AR_CH0_BB_DPLL2_PLL_PWD, 0x0);

		udelay(1000);



		REG_RMW_FIELD(ah, AR_CH0_BB_DPLL3,

			      AR_CH0_DPLL3_PHASE_SHIFT, DPLL3_PHASE_SHIFT_VAL);

	} else if (AR_SREV_9340(ah)) {

		u32 regval, pll2_divint, pll2_divfrac, refdiv;