Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit d09ea47a authored by Lars Persson's avatar Lars Persson Committed by Arnd Bergmann
Browse files

ARM: dts: artpec: use clock binding header 



Use defines from the clock binding header as clock indexes.

Signed-off-by: default avatarLars Persson <larper@axis.com>
Signed-off-by: default avatarArnd Bergmann <arnd@arndb.de>
parent 93329cd0

arch/arm/boot/dts/artpec6.dtsi

+12 −11
Original line number Diff line number Diff line
@@ -41,6 +41,7 @@ 
 */



#include <dt-bindings/interrupt-controller/arm-gic.h>

#include <dt-bindings/clock/axis,artpec6-clkctrl.h>

#include "skeleton.dtsi"



/ {
@@ -109,14 +110,14 @@ 
		compatible = "arm,cortex-a9-global-timer";

		reg = <0xfaf00200 0x20>;

		interrupts = <GIC_PPI 11 0xf01>;

		clocks = <&clkctrl 1>;

		clocks = <&clkctrl ARTPEC6_CLK_CPU_PERIPH>;

	};



	timer@faf00600 {

		compatible = "arm,cortex-a9-twd-timer";

		reg = <0xfaf00600 0x20>;

		interrupts = <GIC_PPI 13 0xf04>;

		clocks = <&clkctrl 1>;

		clocks = <&clkctrl ARTPEC6_CLK_CPU_PERIPH>;

		status = "disabled";

	};
@@ -157,7 +158,7 @@ 
		ethernet: ethernet@f8010000 {

			clock-names = "phy_ref_clk", "apb_pclk";

			clocks = <&eth_phy_ref_clk>,

				<&clkctrl 4>;

				<&clkctrl ARTPEC6_CLK_ETH_ACLK>;

			compatible = "snps,dwc-qos-ethernet-4.10";

			interrupt-parent = <&intc>;

			interrupts = <GIC_SPI 98 IRQ_TYPE_LEVEL_HIGH>;
@@ -175,8 +176,8 @@ 
			compatible = "arm,pl011", "arm,primecell";

			reg = <0xf8036000 0x1000>;

			interrupts = <GIC_SPI 105 IRQ_TYPE_LEVEL_HIGH>;

			clocks = <&clkctrl 13>,

				<&clkctrl 12>;

			clocks = <&clkctrl ARTPEC6_CLK_UART_REFCLK>,

				<&clkctrl ARTPEC6_CLK_UART_PCLK>;

			clock-names = "uart_clk", "apb_pclk";

			status = "disabled";

		};
@@ -184,8 +185,8 @@ 
			compatible = "arm,pl011", "arm,primecell";

			reg = <0xf8037000 0x1000>;

			interrupts = <GIC_SPI 113 IRQ_TYPE_LEVEL_HIGH>;

			clocks = <&clkctrl 13>,

				<&clkctrl 12>;

			clocks = <&clkctrl ARTPEC6_CLK_UART_REFCLK>,

				<&clkctrl ARTPEC6_CLK_UART_PCLK>;

			clock-names = "uart_clk", "apb_pclk";

			status = "disabled";

		};
@@ -193,8 +194,8 @@ 
			compatible = "arm,pl011", "arm,primecell";

			reg = <0xf8038000 0x1000>;

			interrupts = <GIC_SPI 121 IRQ_TYPE_LEVEL_HIGH>;

			clocks = <&clkctrl 13>,

				<&clkctrl 12>;

			clocks = <&clkctrl ARTPEC6_CLK_UART_REFCLK>,

				<&clkctrl ARTPEC6_CLK_UART_PCLK>;

			clock-names = "uart_clk", "apb_pclk";

			status = "disabled";

		};
@@ -202,8 +203,8 @@ 
			compatible = "arm,pl011", "arm,primecell";

			reg = <0xf8039000 0x1000>;

			interrupts = <GIC_SPI 129 IRQ_TYPE_LEVEL_HIGH>;

			clocks = <&clkctrl 13>,

				<&clkctrl 12>;

			clocks = <&clkctrl ARTPEC6_CLK_UART_REFCLK>,

				<&clkctrl ARTPEC6_CLK_UART_PCLK>;

			clock-names = "uart_clk", "apb_pclk";

			status = "disabled";

		};