Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit d01e1f35 authored by Stafford Horne's avatar Stafford Horne
Browse files

openrisc: Updates after openrisc.net has been lost



The openrisc.net domain expired and was taken over by squatters.
These updates point documentation to the new domain, mailing lists
and git repos.

Also, Jonas is not the main maintainer anylonger, he reviews changes
but does not maintain a repo or sent pull requests.  Updating this to
add Stafford and Stefan who are the active maintainers.

Acked-by: default avatarOlof Kindgren <olof.kindgren@gmail.com>
Signed-off-by: default avatarStafford Horne <shorne@gmail.com>
parent 266c7fad
Loading
Loading
Loading
Loading
+4 −2
Original line number Original line Diff line number Diff line
@@ -8968,9 +8968,11 @@ F: drivers/of/resolver.c


OPENRISC ARCHITECTURE
OPENRISC ARCHITECTURE
M:	Jonas Bonn <jonas@southpole.se>
M:	Jonas Bonn <jonas@southpole.se>
W:	http://openrisc.net
M:	Stefan Kristiansson <stefan.kristiansson@saunalahti.fi>
M:	Stafford Horne <shorne@gmail.com>
L:	openrisc@lists.librecores.org
W:	http://openrisc.io
S:	Maintained
S:	Maintained
T:	git git://openrisc.net/~jonas/linux
F:	arch/openrisc/
F:	arch/openrisc/


OPENVSWITCH
OPENVSWITCH
+4 −4
Original line number Original line Diff line number Diff line
@@ -6,7 +6,7 @@ target architecture, specifically, is the 32-bit OpenRISC 1000 family (or1k).


For information about OpenRISC processors and ongoing development:
For information about OpenRISC processors and ongoing development:


	website		http://openrisc.net
	website		http://openrisc.io


For more information about Linux on OpenRISC, please contact South Pole AB.
For more information about Linux on OpenRISC, please contact South Pole AB.


@@ -24,17 +24,17 @@ In order to build and run Linux for OpenRISC, you'll need at least a basic
toolchain and, perhaps, the architectural simulator.  Steps to get these bits
toolchain and, perhaps, the architectural simulator.  Steps to get these bits
in place are outlined here.
in place are outlined here.


1)  The toolchain can be obtained from openrisc.net.  Instructions for building
1)  The toolchain can be obtained from openrisc.io.  Instructions for building
a toolchain can be found at:
a toolchain can be found at:


http://openrisc.net/toolchain-build.html
https://github.com/openrisc/tutorials


2) or1ksim (optional)
2) or1ksim (optional)


or1ksim is the architectural simulator which will allow you to actually run
or1ksim is the architectural simulator which will allow you to actually run
your OpenRISC Linux kernel if you don't have an OpenRISC processor at hand.
your OpenRISC Linux kernel if you don't have an OpenRISC processor at hand.


	git clone git://openrisc.net/jonas/or1ksim-svn
	git clone https://github.com/openrisc/or1ksim.git


	cd or1ksim
	cd or1ksim
	./configure --prefix=$OPENRISC_PREFIX
	./configure --prefix=$OPENRISC_PREFIX
+1 −1
Original line number Original line Diff line number Diff line
@@ -295,7 +295,7 @@ void __init setup_arch(char **cmdline_p)


	*cmdline_p = boot_command_line;
	*cmdline_p = boot_command_line;


	printk(KERN_INFO "OpenRISC Linux -- http://openrisc.net\n");
	printk(KERN_INFO "OpenRISC Linux -- http://openrisc.io\n");
}
}


static int show_cpuinfo(struct seq_file *m, void *v)
static int show_cpuinfo(struct seq_file *m, void *v)