Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit c8057547 authored by Shefali Jain's avatar Shefali Jain Committed by Taniya Das
Browse files

dt-bindings: Add support for gpucc for LITO 



Update the clock ids for gpucc clocks for clients to
be able to request for the clocks.

Change-Id: Ie8a5f8b4cbaccb9c44cefb675a0ecc4b1f8347f6
Signed-off-by: default avatarShefali Jain <shefjain@codeaurora.org>
parent a9f61565

Documentation/devicetree/bindings/clock/qcom,gpucc.txt

+2 −1
Original line number Diff line number Diff line
@@ -3,7 +3,8 @@ Qualcomm Technologies, Inc. Graphics Clock & Reset Controller Binding 


Required properties :

- compatible: shall contain one of the following:

		"qcom,gpucc-kona".

		"qcom,gpucc-kona"

		"qcom,gpucc-lito".

- reg: shall contain base register offset and size.

- reg-names: names of registers listed in the same order as in the reg property.

		Must contain "cc_base".

include/dt-bindings/clock/qcom,gpucc-lito.h

+20 −22
Original line number Diff line number Diff line 
/* SPDX-License-Identifier: GPL-2.0-only */

/* Copyright (c) 2018, The Linux Foundation. All rights reserved. */

/* Copyright (c) 2018-2019, The Linux Foundation. All rights reserved. */



#ifndef _DT_BINDINGS_CLK_QCOM_GPU_CC_LITO_H

#define _DT_BINDINGS_CLK_QCOM_GPU_CC_LITO_H



#define GPU_CC_PLL0						0

#define GPU_CC_PLL0_OUT_EVEN					1

#define GPU_CC_PLL1						2

#define GPU_CC_CX_GFX3D_CLK					3

#define GPU_CC_CX_GFX3D_SLV_CLK					4

#define GPU_CC_CX_GMU_CLK					5

#define GPU_CC_CX_SNOC_DVM_CLK					6

#define GPU_CC_CXO_AON_CLK					7

#define GPU_CC_CXO_CLK						8

#define GPU_CC_GMU_CLK_SRC					9

#define GPU_CC_GX_CXO_CLK					10

#define GPU_CC_GX_GFX3D_CLK					11

#define GPU_CC_GX_GFX3D_CLK_SRC					12

#define GPU_CC_GX_GMU_CLK					13

#define GPU_CC_GX_VSENSE_CLK					14

#define GPU_CC_AHB_CLK						15

#define GPU_CC_CRC_AHB_CLK					16

#define GPU_CC_CX_APB_CLK					17

#define GPU_CC_RBCPR_AHB_CLK					18

#define GPU_CC_RBCPR_CLK					19

#define GPU_CC_RBCPR_CLK_SRC					20

#define MEASURE_ONLY_GPU_CC_CX_GFX3D_CLK			0

#define MEASURE_ONLY_GPU_CC_CX_GFX3D_SLV_CLK			1

#define MEASURE_ONLY_GPU_CC_GX_GFX3D_CLK			2

#define GPU_CC_PLL1						3

#define GPU_CC_CX_GMU_CLK					4

#define GPU_CC_CX_SNOC_DVM_CLK					5

#define GPU_CC_CXO_AON_CLK					6

#define GPU_CC_CXO_CLK						7

#define GPU_CC_GMU_CLK_SRC					8

#define GPU_CC_GX_CXO_CLK					9

#define GPU_CC_GX_GMU_CLK					10

#define GPU_CC_GX_VSENSE_CLK					11

#define GPU_CC_AHB_CLK						12

#define GPU_CC_CRC_AHB_CLK					13

#define GPU_CC_CX_APB_CLK					14

#define GPU_CC_RBCPR_AHB_CLK					15

#define GPU_CC_RBCPR_CLK					16

#define GPU_CC_RBCPR_CLK_SRC					17

#define GPU_CC_SLEEP_CLK					18



#endif