Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit c3e838a2 authored by Chris Dearman's avatar Chris Dearman Committed by Ralf Baechle
Browse files

[MIPS] Fix timer/performance interrupt detection 



Signed-off-by: default avatarChris Dearman <chris@mips.com>
Signed-off-by: default avatarRalf Baechle <ralf@linux-mips.org>
parent 6fb88ce0

arch/mips/kernel/traps.c

+4 −4
Original line number Diff line number Diff line
@@ -1372,11 +1372,11 @@ void __init per_cpu_trap_init(void) 
	 */

	if (cpu_has_mips_r2) {

		cp0_compare_irq = (read_c0_intctl () >> 29) & 7;

		cp0_perfcount_irq = (read_c0_intctl () >> 26) & 7;

		if (cp0_perfcount_irq == cp0_compare_irq)

			cp0_perfcount_irq = -1;

	} else {

		cp0_compare_irq = CP0_LEGACY_COMPARE_IRQ;

		cp0_perfcount_irq = (read_c0_intctl () >> 26) & 7;

		if (cp0_perfcount_irq != cp0_compare_irq)

		cp0_perfcount_irq = -1;

	}