Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit b9848503 authored by Krzysztof Kozlowski's avatar Krzysztof Kozlowski
Browse files

ARM: dts: exynos: Re-order alphabetically Exynos5420 SD0/SD1 pinctrl nodes



The 'sd0_rclk' was put in the middle of SD1 nodes. Remove the confusion.

Signed-off-by: default avatarKrzysztof Kozlowski <krzk@kernel.org>
Reviewed-by: default avatarJavier Martinez Canillas <javier@osg.samsung.com>
Tested-by: default avatarJavier Martinez Canillas <javier@osg.samsung.com>
parent 7b336fc8
Loading
Loading
Loading
Loading
+6 −6
Original line number Diff line number Diff line
@@ -193,17 +193,17 @@
		samsung,pin-drv = <3>;
	};

	sd1_clk: sd1-clk {
		samsung,pins = "gpc1-0";
	sd0_rclk: sd0-rclk {
		samsung,pins = "gpc0-7";
		samsung,pin-function = <2>;
		samsung,pin-pud = <0>;
		samsung,pin-pud = <1>;
		samsung,pin-drv = <3>;
	};

	sd0_rclk: sd0-rclk {
		samsung,pins = "gpc0-7";
	sd1_clk: sd1-clk {
		samsung,pins = "gpc1-0";
		samsung,pin-function = <2>;
		samsung,pin-pud = <1>;
		samsung,pin-pud = <0>;
		samsung,pin-drv = <3>;
	};