Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit b4d73d22 authored by David Lechner's avatar David Lechner Committed by Michael Turquette
Browse files

clk: davinci: pll-dm355: drop pll2_sysclk2 



This removes pll2_sysclk2 from the TI DM355 clock driver. This SoC
doesn't have such a clock. Also, SYSCLK_ALWAYS_ENABLED is transferred
to pll2_sysclk1 since it drives the DDR and doesn't have another
mechanism to keep it on.

Reported-by: default avatarSekhar Nori <nsekhar@ti.com>
Signed-off-by: default avatarDavid Lechner <david@lechnology.com>
Acked-by: default avatarSekhar Nori <nsekhar@ti.com>
Signed-off-by: default avatarMichael Turquette <mturquette@baylibre.com>
Link: lkml.kernel.org/r/20180525181150.17873-2-david@lechnology.com
parent 60cc43fc

drivers/clk/davinci/pll-dm355.c

+1 −4
Original line number Diff line number Diff line
@@ -62,8 +62,7 @@ static const struct davinci_pll_clk_info dm355_pll2_info = { 
		 PLL_POSTDIV_ALWAYS_ENABLED | PLL_POSTDIV_FIXED_DIV,

};



SYSCLK(1, pll2_sysclk1, pll2, 5, SYSCLK_FIXED_DIV);

SYSCLK(2, pll2_sysclk2, pll2, 5, SYSCLK_FIXED_DIV | SYSCLK_ALWAYS_ENABLED);

SYSCLK(1, pll2_sysclk1, pll2, 5, SYSCLK_FIXED_DIV | SYSCLK_ALWAYS_ENABLED);



int dm355_pll2_init(struct device *dev, void __iomem *base)

{
@@ -71,8 +70,6 @@ int dm355_pll2_init(struct device *dev, void __iomem *base) 


	davinci_pll_sysclk_register(dev, &pll2_sysclk1, base);



	davinci_pll_sysclk_register(dev, &pll2_sysclk2, base);



	davinci_pll_sysclkbp_clk_register(dev, "pll2_sysclkbp", base);



	return 0;