Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit b37a6434 authored by Ville Syrjälä's avatar Ville Syrjälä Committed by Daniel Vetter
Browse files

drm/i915: ILK cdclk seems to be 450MHz 



Based on the BIOS DP A AUX 2x clock divider the cdclk frequency
on ILK is 450Mhz. At least that holds on my ILK and it matches
how we program the divider.

Supposedly cdclk is 400MHz on SNB and IVB, again based on the AUX 2x
clock divider. Note that I don't have a SNB or IVB machine with
eDP so I couldn't verify what the BIOS used, so this notion is
purely based on our current code,

Signed-off-by: default avatarVille Syrjälä <ville.syrjala@linux.intel.com>
Signed-off-by: default avatarMika Kahola <mika.kahola@intel.com>
Reviewed-by: default avatarDamien Lespiau <damien.lespiau@intel.com>
Signed-off-by: default avatarDaniel Vetter <daniel.vetter@ffwll.ch>
parent e907f170

drivers/gpu/drm/i915/intel_display.c

+8 −0
Original line number Diff line number Diff line
@@ -5886,6 +5886,11 @@ static int valleyview_get_display_clock_speed(struct drm_device *dev) 
	return DIV_ROUND_CLOSEST(dev_priv->hpll_freq << 1, divider + 1);

}



static int ilk_get_display_clock_speed(struct drm_device *dev)

{

	return 450000;

}



static int i945_get_display_clock_speed(struct drm_device *dev)

{

	return 400000;
@@ -13498,6 +13503,9 @@ static void intel_init_display(struct drm_device *dev) 
	if (IS_VALLEYVIEW(dev))

		dev_priv->display.get_display_clock_speed =

			valleyview_get_display_clock_speed;

	else if (IS_GEN5(dev))

		dev_priv->display.get_display_clock_speed =

			ilk_get_display_clock_speed;

	else if (IS_I945G(dev) || (IS_G33(dev) && !IS_PINEVIEW_M(dev)))

		dev_priv->display.get_display_clock_speed =

			i945_get_display_clock_speed;