Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit ac32d7cb authored by Laurent Pinchart's avatar Laurent Pinchart Committed by Simon Horman
Browse files

ARM: shmobile: r8a7740: Remove SCIF function GPIOs 



Those GPIOs have been deprecated by the pinctrl API. They are unused and
unneeded, remove them.

Signed-off-by: default avatarLaurent Pinchart <laurent.pinchart+renesas@ideasonboard.com>
Signed-off-by: default avatarSimon Horman <horms+renesas@verge.net.au>
parent 7cdfb46e

arch/arm/mach-shmobile/include/mach/r8a7740.h

+0 −74
Original line number Original line Diff line number Diff line
@@ -165,80 +165,6 @@ enum { 
	GPIO_FN_FMSOOBT,	GPIO_FN_FMSOSLD,

	GPIO_FN_FMSOOBT,	GPIO_FN_FMSOSLD,

	GPIO_FN_FMSOCK,

	GPIO_FN_FMSOCK,





	/* SCIFA0 */

	GPIO_FN_SCIFA0_SCK,	GPIO_FN_SCIFA0_CTS,

	GPIO_FN_SCIFA0_RTS,	GPIO_FN_SCIFA0_RXD,

	GPIO_FN_SCIFA0_TXD,



	/* SCIFA1 */

	GPIO_FN_SCIFA1_CTS,	GPIO_FN_SCIFA1_SCK,

	GPIO_FN_SCIFA1_RXD,	GPIO_FN_SCIFA1_TXD,

	GPIO_FN_SCIFA1_RTS,



	/* SCIFA2 */

	GPIO_FN_SCIFA2_SCK_PORT22, /* SCIFA2_SCK Port 22/199 */

	GPIO_FN_SCIFA2_SCK_PORT199,

	GPIO_FN_SCIFA2_RXD,	GPIO_FN_SCIFA2_TXD,

	GPIO_FN_SCIFA2_CTS,	GPIO_FN_SCIFA2_RTS,



	/* SCIFA3 */

	GPIO_FN_SCIFA3_RTS_PORT105, /* MSEL5CR_8_0 */

	GPIO_FN_SCIFA3_SCK_PORT116,

	GPIO_FN_SCIFA3_CTS_PORT117,

	GPIO_FN_SCIFA3_RXD_PORT174,

	GPIO_FN_SCIFA3_TXD_PORT175,



	GPIO_FN_SCIFA3_RTS_PORT161, /* MSEL5CR_8_1 */

	GPIO_FN_SCIFA3_SCK_PORT158,

	GPIO_FN_SCIFA3_CTS_PORT162,

	GPIO_FN_SCIFA3_RXD_PORT159,

	GPIO_FN_SCIFA3_TXD_PORT160,



	/* SCIFA4 */

	GPIO_FN_SCIFA4_RXD_PORT12, /* MSEL5CR[12:11] = 00 */

	GPIO_FN_SCIFA4_TXD_PORT13,



	GPIO_FN_SCIFA4_RXD_PORT204, /* MSEL5CR[12:11] = 01 */

	GPIO_FN_SCIFA4_TXD_PORT203,



	GPIO_FN_SCIFA4_RXD_PORT94, /* MSEL5CR[12:11] = 10 */

	GPIO_FN_SCIFA4_TXD_PORT93,



	GPIO_FN_SCIFA4_SCK_PORT21, /* SCIFA4_SCK Port 21/205 */

	GPIO_FN_SCIFA4_SCK_PORT205,



	/* SCIFA5 */

	GPIO_FN_SCIFA5_TXD_PORT20, /* MSEL5CR[15:14] = 00 */

	GPIO_FN_SCIFA5_RXD_PORT10,



	GPIO_FN_SCIFA5_RXD_PORT207, /* MSEL5CR[15:14] = 01 */

	GPIO_FN_SCIFA5_TXD_PORT208,



	GPIO_FN_SCIFA5_TXD_PORT91, /* MSEL5CR[15:14] = 10 */

	GPIO_FN_SCIFA5_RXD_PORT92,



	GPIO_FN_SCIFA5_SCK_PORT23, /* SCIFA5_SCK Port 23/206 */

	GPIO_FN_SCIFA5_SCK_PORT206,



	/* SCIFA6 */

	GPIO_FN_SCIFA6_SCK,	GPIO_FN_SCIFA6_RXD,	GPIO_FN_SCIFA6_TXD,



	/* SCIFA7 */

	GPIO_FN_SCIFA7_TXD,	GPIO_FN_SCIFA7_RXD,



	/* SCIFAB */

	GPIO_FN_SCIFB_SCK_PORT190, /* MSEL5CR_17_0 */

	GPIO_FN_SCIFB_RXD_PORT191,

	GPIO_FN_SCIFB_TXD_PORT192,

	GPIO_FN_SCIFB_RTS_PORT186,

	GPIO_FN_SCIFB_CTS_PORT187,



	GPIO_FN_SCIFB_SCK_PORT2, /* MSEL5CR_17_1 */

	GPIO_FN_SCIFB_RXD_PORT3,

	GPIO_FN_SCIFB_TXD_PORT4,

	GPIO_FN_SCIFB_RTS_PORT172,

	GPIO_FN_SCIFB_CTS_PORT173,



	/* LCD0 */

	/* LCD0 */

	GPIO_FN_LCDC0_SELECT,

	GPIO_FN_LCDC0_SELECT,