Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit ab73cf2a authored by Chunyan Zhang's avatar Chunyan Zhang Committed by Stephen Boyd
Browse files

clk: sprd: add mux clock support 



This patch adds clock multiplexor support for Spreadtrum platforms,
the mux clocks also can be found in sprd composite clocks, so
provides two helpers that can be reused later on.

Signed-off-by: default avatarChunyan Zhang <chunyan.zhang@spreadtrum.com>
Signed-off-by: default avatarStephen Boyd <sboyd@codeaurora.org>
parent cdb09f67

drivers/clk/sprd/Makefile

+1 −0
Original line number Original line Diff line number Diff line
@@ -2,3 +2,4 @@ obj-$(CONFIG_SPRD_COMMON_CLK) += clk-sprd.o 




clk-sprd-y	+= common.o

clk-sprd-y	+= common.o

clk-sprd-y	+= gate.o

clk-sprd-y	+= gate.o

clk-sprd-y	+= mux.o

drivers/clk/sprd/mux.c

0 → 100644
+76 −0
Original line number Original line Diff line number Diff line 
// SPDX-License-Identifier: GPL-2.0

//

// Spreadtrum multiplexer clock driver

//

// Copyright (C) 2017 Spreadtrum, Inc.

// Author: Chunyan Zhang <chunyan.zhang@spreadtrum.com>



#include <linux/clk.h>

#include <linux/clk-provider.h>

#include <linux/regmap.h>



#include "mux.h"



u8 sprd_mux_helper_get_parent(const struct sprd_clk_common *common,

			      const struct sprd_mux_ssel *mux)

{

	unsigned int reg;

	u8 parent;

	int num_parents;

	int i;



	regmap_read(common->regmap, common->reg, &reg);

	parent = reg >> mux->shift;

	parent &= (1 << mux->width) - 1;



	if (!mux->table)

		return parent;



	num_parents = clk_hw_get_num_parents(&common->hw);



	for (i = 0; i < num_parents - 1; i++)

		if (parent >= mux->table[i] && parent < mux->table[i + 1])

			return i;



	return num_parents - 1;

}

EXPORT_SYMBOL_GPL(sprd_mux_helper_get_parent);



static u8 sprd_mux_get_parent(struct clk_hw *hw)

{

	struct sprd_mux *cm = hw_to_sprd_mux(hw);



	return sprd_mux_helper_get_parent(&cm->common, &cm->mux);

}



int sprd_mux_helper_set_parent(const struct sprd_clk_common *common,

			       const struct sprd_mux_ssel *mux,

			       u8 index)

{

	unsigned int reg;



	if (mux->table)

		index = mux->table[index];



	regmap_read(common->regmap, common->reg, &reg);

	reg &= ~GENMASK(mux->width + mux->shift - 1, mux->shift);

	regmap_write(common->regmap, common->reg,

			  reg | (index << mux->shift));



	return 0;

}

EXPORT_SYMBOL_GPL(sprd_mux_helper_set_parent);



static int sprd_mux_set_parent(struct clk_hw *hw, u8 index)

{

	struct sprd_mux *cm = hw_to_sprd_mux(hw);



	return sprd_mux_helper_set_parent(&cm->common, &cm->mux, index);

}



const struct clk_ops sprd_mux_ops = {

	.get_parent = sprd_mux_get_parent,

	.set_parent = sprd_mux_set_parent,

	.determine_rate = __clk_mux_determine_rate,

};

EXPORT_SYMBOL_GPL(sprd_mux_ops);

drivers/clk/sprd/mux.h

0 → 100644
+74 −0
Original line number Original line Diff line number Diff line 
// SPDX-License-Identifier: GPL-2.0

//

// Spreadtrum multiplexer clock driver

//

// Copyright (C) 2017 Spreadtrum, Inc.

// Author: Chunyan Zhang <chunyan.zhang@spreadtrum.com>



#ifndef _SPRD_MUX_H_

#define _SPRD_MUX_H_



#include "common.h"



/**

 * struct sprd_mux_ssel - Mux clock's source select bits in its register

 * @shift: Bit offset of the divider in its register

 * @width: Width of the divider field in its register

 * @table: For some mux clocks, not all sources are used on some special

 *	   chips, this matches the value of mux clock's register and the

 *	   sources which are used for this mux clock

 */

struct sprd_mux_ssel {

	u8		shift;

	u8		width;

	const u8	*table;

};



struct sprd_mux {

	struct sprd_mux_ssel mux;

	struct sprd_clk_common	common;

};



#define _SPRD_MUX_CLK(_shift, _width, _table)		\

	{						\

		.shift	= _shift,			\

		.width	= _width,			\

		.table	= _table,			\

	}



#define SPRD_MUX_CLK_TABLE(_struct, _name, _parents, _table,		\

				     _reg, _shift, _width,		\

				     _flags)				\

	struct sprd_mux _struct = {					\

		.mux	= _SPRD_MUX_CLK(_shift, _width, _table),	\

		.common	= {						\

			.regmap		= NULL,				\

			.reg		= _reg,				\

			.hw.init = CLK_HW_INIT_PARENTS(_name,		\

						       _parents,	\

						       &sprd_mux_ops,	\

						       _flags),		\

		}							\

	}



#define SPRD_MUX_CLK(_struct, _name, _parents, _reg,		\

		     _shift, _width, _flags)			\

	SPRD_MUX_CLK_TABLE(_struct, _name, _parents, NULL,	\

			   _reg, _shift, _width, _flags)



static inline struct sprd_mux *hw_to_sprd_mux(const struct clk_hw *hw)

{

	struct sprd_clk_common *common = hw_to_sprd_clk_common(hw);



	return container_of(common, struct sprd_mux, common);

}



extern const struct clk_ops sprd_mux_ops;



u8 sprd_mux_helper_get_parent(const struct sprd_clk_common *common,

			      const struct sprd_mux_ssel *mux);

int sprd_mux_helper_set_parent(const struct sprd_clk_common *common,

			       const struct sprd_mux_ssel *mux,

			       u8 index);



#endif /* _SPRD_MUX_H_ */