Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit ab21bdd5 authored by qctecmdr's avatar qctecmdr Committed by Gerrit - the friendly Code Review server
Browse files

Merge "include: dt-bindings: clock: Add clock IDs supported on Bengal"

parents a14f3c8b 851c57cc

include/dt-bindings/clock/qcom,dispcc-bengal.h

0 → 100644
+39 −0
Original line number Diff line number Diff line 
/* SPDX-License-Identifier: GPL-2.0-only */

/*

 * Copyright (c) 2019, The Linux Foundation. All rights reserved.

 */



#ifndef _DT_BINDINGS_CLK_QCOM_DISP_CC_BENGAL_H

#define _DT_BINDINGS_CLK_QCOM_DISP_CC_BENGAL_H



/* DISP_CC clocks */

#define DISP_CC_PLL0						0

#define DISP_CC_PLL0_OUT_MAIN					1

#define DISP_CC_MDSS_BYTE0_CLK					2

#define DISP_CC_MDSS_BYTE0_CLK_SRC				3

#define DISP_CC_MDSS_BYTE0_DIV_CLK_SRC				4

#define DISP_CC_MDSS_BYTE0_INTF_CLK				5

#define DISP_CC_MDSS_ESC0_CLK					6

#define DISP_CC_MDSS_ESC0_CLK_SRC				7

#define DISP_CC_MDSS_MDP_CLK					8

#define DISP_CC_MDSS_MDP_CLK_SRC				9

#define DISP_CC_MDSS_MDP_LUT_CLK				10

#define DISP_CC_MDSS_NON_GDSC_AHB_CLK				11

#define DISP_CC_MDSS_PCLK0_CLK					12

#define DISP_CC_MDSS_PCLK0_CLK_SRC				13

#define DISP_CC_MDSS_ROT_CLK					14

#define DISP_CC_MDSS_ROT_CLK_SRC				15

#define DISP_CC_MDSS_VSYNC_CLK					16

#define DISP_CC_MDSS_VSYNC_CLK_SRC				17

#define DISP_CC_MDSS_AHB_CLK					18

#define DISP_CC_MDSS_AHB_CLK_SRC				19

#define DISP_CC_SLEEP_CLK					20

#define DISP_CC_SLEEP_CLK_SRC					21

#define DISP_CC_XO_CLK						22

#define DISP_CC_XO_CLK_SRC					23



/* DISP_CC resets */

#define DISP_CC_MDSS_CORE_BCR					0

#define DISP_CC_MDSS_RSCC_BCR					1



#endif

include/dt-bindings/clock/qcom,gcc-bengal.h

0 → 100644
+211 −0
Original line number Diff line number Diff line 
/* SPDX-License-Identifier: GPL-2.0-only */

/*

 * Copyright (c) 2019, The Linux Foundation. All rights reserved.

 */



#ifndef _DT_BINDINGS_CLK_QCOM_GCC_BENGAL_H

#define _DT_BINDINGS_CLK_QCOM_GCC_BENGAL_H



/* GCC clocks */

#define GPLL0							0

#define GPLL0_OUT_AUX2						1

#define GPLL0_OUT_MAIN						2

#define GPLL10							3

#define GPLL10_OUT_MAIN						4

#define GPLL11							5

#define GPLL11_OUT_MAIN						6

#define GPLL3							7

#define GPLL4							8

#define GPLL4_OUT_MAIN						9

#define GPLL6							10

#define GPLL6_OUT_MAIN						11

#define GPLL7							12

#define GPLL7_OUT_MAIN						13

#define GPLL8							14

#define GPLL8_OUT_MAIN						15

#define GPLL9							16

#define GPLL9_OUT_MAIN						17

#define GCC_CAMSS_CSI0PHYTIMER_CLK				18

#define GCC_CAMSS_CSI0PHYTIMER_CLK_SRC				19

#define GCC_CAMSS_CSI1PHYTIMER_CLK				20

#define GCC_CAMSS_CSI1PHYTIMER_CLK_SRC				21

#define GCC_CAMSS_CSI2PHYTIMER_CLK				22

#define GCC_CAMSS_CSI2PHYTIMER_CLK_SRC				23

#define GCC_CAMSS_MCLK0_CLK					24

#define GCC_CAMSS_MCLK0_CLK_SRC					25

#define GCC_CAMSS_MCLK1_CLK					26

#define GCC_CAMSS_MCLK1_CLK_SRC					27

#define GCC_CAMSS_MCLK2_CLK					28

#define GCC_CAMSS_MCLK2_CLK_SRC					29

#define GCC_CAMSS_MCLK3_CLK					30

#define GCC_CAMSS_MCLK3_CLK_SRC					31

#define GCC_CAMSS_NRT_AXI_CLK					32

#define GCC_CAMSS_OPE_AHB_CLK					33

#define GCC_CAMSS_OPE_AHB_CLK_SRC				34

#define GCC_CAMSS_OPE_CLK					35

#define GCC_CAMSS_OPE_CLK_SRC					36

#define GCC_CAMSS_RT_AXI_CLK					37

#define GCC_CAMSS_TFE_0_CLK					38

#define GCC_CAMSS_TFE_0_CLK_SRC					39

#define GCC_CAMSS_TFE_0_CPHY_RX_CLK				40

#define GCC_CAMSS_TFE_0_CSID_CLK				41

#define GCC_CAMSS_TFE_0_CSID_CLK_SRC				42

#define GCC_CAMSS_TFE_1_CLK					43

#define GCC_CAMSS_TFE_1_CLK_SRC					44

#define GCC_CAMSS_TFE_1_CPHY_RX_CLK				45

#define GCC_CAMSS_TFE_1_CSID_CLK				46

#define GCC_CAMSS_TFE_1_CSID_CLK_SRC				47

#define GCC_CAMSS_TFE_2_CLK					48

#define GCC_CAMSS_TFE_2_CLK_SRC					49

#define GCC_CAMSS_TFE_2_CPHY_RX_CLK				50

#define GCC_CAMSS_TFE_2_CSID_CLK				51

#define GCC_CAMSS_TFE_2_CSID_CLK_SRC				52

#define GCC_CAMSS_TFE_CPHY_RX_CLK_SRC				53

#define GCC_CAMSS_TOP_AHB_CLK					54

#define GCC_CAMSS_TOP_AHB_CLK_SRC				55

#define GCC_CFG_NOC_USB3_PRIM_AXI_CLK				56

#define GCC_CPUSS_AHB_CLK					57

#define GCC_CPUSS_AHB_CLK_SRC					58

#define GCC_CPUSS_AHB_POSTDIV_CLK_SRC				59

#define GCC_CPUSS_GNOC_CLK					60

#define GCC_CPUSS_THROTTLE_CORE_CLK				61

#define GCC_CPUSS_THROTTLE_XO_CLK				62

#define GCC_DISP_AHB_CLK					63

#define GCC_DISP_GPLL0_DIV_CLK_SRC				64

#define GCC_DISP_HF_AXI_CLK					65

#define GCC_DISP_THROTTLE_CORE_CLK				66

#define GCC_DISP_XO_CLK						67

#define GCC_GP1_CLK						68

#define GCC_GP1_CLK_SRC						69

#define GCC_GP2_CLK						70

#define GCC_GP2_CLK_SRC						71

#define GCC_GP3_CLK						72

#define GCC_GP3_CLK_SRC						73

#define GCC_GPU_CFG_AHB_CLK					74

#define GCC_GPU_GPLL0_CLK_SRC					75

#define GCC_GPU_GPLL0_DIV_CLK_SRC				76

#define GCC_GPU_IREF_CLK					77

#define GCC_GPU_MEMNOC_GFX_CLK					78

#define GCC_GPU_SNOC_DVM_GFX_CLK				79

#define GCC_GPU_THROTTLE_CORE_CLK				80

#define GCC_GPU_THROTTLE_XO_CLK					81

#define GCC_MSS_VS_CLK						82

#define GCC_PDM2_CLK						83

#define GCC_PDM2_CLK_SRC					84

#define GCC_PDM_AHB_CLK						85

#define GCC_PDM_XO4_CLK						86

#define GCC_PRNG_AHB_CLK					87

#define GCC_QMIP_CAMERA_NRT_AHB_CLK				88

#define GCC_QMIP_CAMERA_RT_AHB_CLK				89

#define GCC_QMIP_CPUSS_CFG_AHB_CLK				90

#define GCC_QMIP_DISP_AHB_CLK					91

#define GCC_QMIP_GPU_CFG_AHB_CLK				92

#define GCC_QMIP_VIDEO_VCODEC_AHB_CLK				93

#define GCC_QUPV3_WRAP0_CORE_2X_CLK				94

#define GCC_QUPV3_WRAP0_CORE_CLK				95

#define GCC_QUPV3_WRAP0_S0_CLK					96

#define GCC_QUPV3_WRAP0_S0_CLK_SRC				97

#define GCC_QUPV3_WRAP0_S1_CLK					98

#define GCC_QUPV3_WRAP0_S1_CLK_SRC				99

#define GCC_QUPV3_WRAP0_S2_CLK					100

#define GCC_QUPV3_WRAP0_S2_CLK_SRC				101

#define GCC_QUPV3_WRAP0_S3_CLK					102

#define GCC_QUPV3_WRAP0_S3_CLK_SRC				103

#define GCC_QUPV3_WRAP0_S4_CLK					104

#define GCC_QUPV3_WRAP0_S4_CLK_SRC				105

#define GCC_QUPV3_WRAP0_S5_CLK					106

#define GCC_QUPV3_WRAP0_S5_CLK_SRC				107

#define GCC_QUPV3_WRAP_0_M_AHB_CLK				108

#define GCC_QUPV3_WRAP_0_S_AHB_CLK				109

#define GCC_SDCC1_AHB_CLK					110

#define GCC_SDCC1_APPS_CLK					111

#define GCC_SDCC1_APPS_CLK_SRC					112

#define GCC_SDCC1_ICE_CORE_CLK					113

#define GCC_SDCC1_ICE_CORE_CLK_SRC				114

#define GCC_SDCC2_AHB_CLK					115

#define GCC_SDCC2_APPS_CLK					116

#define GCC_SDCC2_APPS_CLK_SRC					117

#define GCC_SYS_NOC_CPUSS_AHB_CLK				118

#define GCC_SYS_NOC_UFS_PHY_AXI_CLK				119

#define GCC_SYS_NOC_USB3_PRIM_AXI_CLK				120

#define GCC_UFS_PHY_AHB_CLK					121

#define GCC_UFS_PHY_AXI_CLK					122

#define GCC_UFS_PHY_AXI_CLK_SRC					123

#define GCC_UFS_PHY_ICE_CORE_CLK				124

#define GCC_UFS_PHY_ICE_CORE_CLK_SRC				125

#define GCC_UFS_PHY_PHY_AUX_CLK					126

#define GCC_UFS_PHY_PHY_AUX_CLK_SRC				127

#define GCC_UFS_PHY_RX_SYMBOL_0_CLK				128

#define GCC_UFS_PHY_TX_SYMBOL_0_CLK				129

#define GCC_UFS_PHY_UNIPRO_CORE_CLK				130

#define GCC_UFS_PHY_UNIPRO_CORE_CLK_SRC				131

#define GCC_USB30_PRIM_MASTER_CLK				132

#define GCC_USB30_PRIM_MASTER_CLK_SRC				133

#define GCC_USB30_PRIM_MOCK_UTMI_CLK				134

#define GCC_USB30_PRIM_MOCK_UTMI_CLK_SRC			135

#define GCC_USB30_PRIM_MOCK_UTMI_POSTDIV_CLK_SRC		136

#define GCC_USB30_PRIM_SLEEP_CLK				137

#define GCC_USB3_PRIM_CLKREF_CLK				138

#define GCC_USB3_PRIM_PHY_AUX_CLK_SRC				139

#define GCC_USB3_PRIM_PHY_COM_AUX_CLK				140

#define GCC_USB3_PRIM_PHY_PIPE_CLK				141

#define GCC_VCODEC0_AXI_CLK					142

#define GCC_VDDA_VS_CLK						143

#define GCC_VDDCX_VS_CLK					144

#define GCC_VDDMX_VS_CLK					145

#define GCC_VENUS_AHB_CLK					146

#define GCC_VENUS_CTL_AXI_CLK					147

#define GCC_VIDEO_AHB_CLK					148

#define GCC_VIDEO_AXI0_CLK					149

#define GCC_VIDEO_THROTTLE_CORE_CLK				150

#define GCC_VIDEO_VCODEC0_SYS_CLK				151

#define GCC_VIDEO_VENUS_CLK_SRC					152

#define GCC_VIDEO_VENUS_CTL_CLK					153

#define GCC_VIDEO_XO_CLK					154

#define GCC_VS_CTRL_AHB_CLK					155

#define GCC_VS_CTRL_CLK						156

#define GCC_VS_CTRL_CLK_SRC					157

#define GCC_VSENSOR_CLK_SRC					158

#define GCC_WCSS_VS_CLK						159

#define GCC_AHB2PHY_CSI_CLK					160

#define GCC_AHB2PHY_USB_CLK					161

#define GCC_APC_VS_CLK						162

#define GCC_BIMC_GPU_AXI_CLK					163

#define GCC_BOOT_ROM_AHB_CLK					164

#define GCC_CAM_THROTTLE_NRT_CLK				165

#define GCC_CAM_THROTTLE_RT_CLK					166

#define GCC_CAMERA_AHB_CLK					167

#define GCC_CAMERA_XO_CLK					168

#define GCC_CAMSS_AXI_CLK					169

#define GCC_CAMSS_AXI_CLK_SRC					170

#define GCC_CAMSS_CAMNOC_ATB_CLK				171

#define GCC_CAMSS_CAMNOC_NTS_XO_CLK				172

#define GCC_CAMSS_CCI_0_CLK					173

#define GCC_CAMSS_CCI_CLK_SRC					174

#define GCC_CAMSS_CPHY_0_CLK					175

#define GCC_CAMSS_CPHY_1_CLK					176

#define GCC_CAMSS_CPHY_2_CLK					177



/* GCC resets */

#define GCC_CAMSS_OPE_BCR					0

#define GCC_CAMSS_TFE_BCR					1

#define GCC_CAMSS_TOP_BCR					2

#define GCC_GPU_BCR						3

#define GCC_MMSS_BCR						4

#define GCC_PDM_BCR						5

#define GCC_PRNG_BCR						6

#define GCC_QUPV3_WRAPPER_0_BCR					7

#define GCC_QUPV3_WRAPPER_1_BCR					8

#define GCC_QUSB2PHY_PRIM_BCR					9

#define GCC_QUSB2PHY_SEC_BCR					10

#define GCC_SDCC1_BCR						11

#define GCC_SDCC2_BCR						12

#define GCC_UFS_PHY_BCR						13

#define GCC_USB30_PRIM_BCR					14

#define GCC_USB_PHY_CFG_AHB2PHY_BCR				15

#define GCC_VCODEC0_BCR						16

#define GCC_VENUS_BCR						17

#define GCC_VIDEO_INTERFACE_BCR					18

#define GCC_VS_BCR						19



#endif

include/dt-bindings/clock/qcom,gpucc-bengal.h

0 → 100644
+31 −0
Original line number Diff line number Diff line 
/* SPDX-License-Identifier: GPL-2.0-only */

/*

 * Copyright (c) 2019, The Linux Foundation. All rights reserved.

 */



#ifndef _DT_BINDINGS_CLK_QCOM_GPU_CC_BENGAL_H

#define _DT_BINDINGS_CLK_QCOM_GPU_CC_BENGAL_H



/* GPU_CC clocks */

#define GPU_CC_AHB_CLK						0

#define GPU_CC_CRC_AHB_CLK					1

#define GPU_CC_CX_APB_CLK					2

#define GPU_CC_CX_GFX3D_CLK					3

#define GPU_CC_CX_GFX3D_SLV_CLK					4

#define GPU_CC_CX_GMU_CLK					5

#define GPU_CC_CX_SNOC_DVM_CLK					9

#define GPU_CC_CXO_AON_CLK					10

#define GPU_CC_CXO_CLK						11

#define GPU_CC_GMU_CLK_SRC					12

#define GPU_CC_GX_CXO_CLK					13

#define GPU_CC_GX_GFX3D_CLK					14

#define GPU_CC_SLEEP_CLK					16



/* GPU_CC resets */

#define GPUCC_GPU_CC_CX_BCR					0

#define GPUCC_GPU_CC_GFX3D_AON_BCR				1

#define GPUCC_GPU_CC_GMU_BCR					2

#define GPUCC_GPU_CC_GX_BCR					3

#define GPUCC_GPU_CC_XO_BCR					4



#endif